## R1213K Series

### 2.5 A PWM Step-up DC/DC Converter

NO.EA-278-180731

## OUTLINE

The R1213K is a low supply current PWM step-up DC/DC converter capable of providing an output current up to 2.5 A. Internally, the device consists of an Nch MOSFET driver, an oscillator, a PWM comparator, a voltage reference unit, an error amplifier, a soft-start circuit, an under voltage lockout circuit (UVLO), a thermal shutdown protection circuit, an overcurrent protection circuit and an latch-type protection circuit.

The R1213K requires minimal external component count. By simply using an inductor, resistors, capacitors and a diode, a high-efficiency step-up DC/DC converter can be easily configured.

The R1213K can adjust the output voltage, the soft-start time, the phase compensation using the external resistors and capacitors.

The R1213K has a shutdown control function which can be activated by a protection circuit to turn off the external Pch MOSFET for breaking the current path between the input and output.
The R1213K provides an overcurrent protection circuit, a latch-type protection circuit, a thermal shutdown protection circuit and an UVLO circuit. The overcurrent protection circuit limits the Lx peak current and a latchtype protection circuit latches the Nch MOSFET off to stop the operation of the DC/DC converter if the output voltage drop due to overcurrent continues more than the protection delay time.
The R 1213 K is offered in a 12-pin $\operatorname{DFN}(\mathrm{PL}) 2730-12$ package.

## FEATURES



- Supply Current

Typ. $550 \mu \mathrm{~A}$ (non-switching)

- Supply Current

Typ. 3 mA (switching)

- Standby Current

Max. $1.5 \mu \mathrm{~A}(\mathrm{CE}=$ "L")

- Output Voltage Range
3.0 V to 15.0 V , Externally Adjustable $\left(\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}\right)$
- Feedback Voltage Accuracy
$\pm 8 \mathrm{mV}$
- Feedback Voltage Temperature Coefficient $\cdots \cdots \cdots \cdots . \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

$500 \mathrm{~mA}: \mathrm{V}_{\text {IN }}=2.3 \mathrm{~V}, \mathrm{~V}_{\text {out }}=5.0 \mathrm{~V}$
$250 \mathrm{~mA}: \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=9.6 \mathrm{~V}$
$150 \mathrm{~mA}: \mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$, Vout $=15 \mathrm{~V}$
- Nch ON Resistance

Typ. $0.07 \Omega$

- Shutdown Control Function

Activated by the external Pch MOSFET

- Thermal Shutdown Circuit

Activated at $150^{\circ} \mathrm{C}$ (Hys. $=40^{\circ} \mathrm{C}$ )

- Overcurrent Protection Circuit

Activated at Typ. 3.0 A

## R1213K

NO.EA-278-180731

- Latch-type Protection Circuit ............................... Protection Delay Time: Typ. 32 ms
- FLAG Output Function ...................................... Activated at "H"
- UVLO Detector Threshold ................................. Typ. 2.0 V
- Oscillator Frequency …............................................... Typ. 1.0 MHz
- Maximum Duty Cycle ....................................... Min. 85\%, Typ. 90\%
- Soft-start Time .............................................. Set by the SS Pin
- Phase Compensation ....................................... Set by the AMPOUT Pin
- Package …................................................. DFN(PL)2730-12


## APPLICATION

- Flash LEDs
- Data Cards
- DSCs
- LCD Source Bias Supplies


## SELECTION GUIDE

The R1213K offers users to select the output voltage type matched to their set output voltage. Selecting the matched output voltage type can ensure high-speed transient response and stability.

## Selection Guide

| Product Name | Package | Quantity per Reel | Pb Free | Halogen Free |
| :---: | :---: | :---: | :---: | :---: |
| R1213K001*-TR | DFN $(\mathrm{PL}) 2730-12$ | $5,000 \mathrm{pcs}$ | Yes | Yes |

*: Specify the output voltage type.
A: Low Output Voltage Type (Vout: 3.0 V to 6.0 V )
B: High Output Voltage Type (Vout: 6.0 V to 15 V )

## BLOCK DIAGRAMS



## R1213K

NO.EA-278-180731

## PIN DESCRIPTION



DFN(PL)2730-12 Pin Description

| Pin No | Symbol | Pin Description |
| :---: | :---: | :--- |
| 1 | AMPOUT | Amplifier Output Pin |
| 2 | VFB | Feedback Voltage Pin |
| 3 | CE | Chip Enable Pin, Active-high |
| 4 | GND | Ground Pin(1) |
| 5 | GND | Ground Pin ${ }^{(1)}$ |
| 6 | GND | Ground Pin $^{(1)}$ |
| 7 | TEST | TEST Pin ${ }^{(2)}$ |
| 8 | Lx | Switching Pin ${ }^{(1)}$ |
| 9 | Lx | Switching Pin ${ }^{(1)}$ |
| 10 | VIN | Input Voltage Pin |
| 11 | FLAG | Shutdown Control Pin ${ }^{(3)}$ |
| 12 | SS | Soft-start Pin |

* The tab on the bottom of the package enhances thermal performance and is electrically connected to GND (substrate level). It is recommended that the tab be connected to the ground plane on the board, or otherwise be left floating.

[^0]
## ABSOLUTE MAXIMAM RATINGS



## ABSOLUTE MAXIMUM RATINGS

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause the permanent damages and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings are not assured.

- RECOMMENDED OPERATING CONDITIONS

| Symbol | Item | Rating | Unit |
| :---: | :--- | :---: | :---: |
| Vin | Input Voltage | 2.3 to 5.5 | V |
| Ta | Operating Temperature Range | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS


#### Abstract

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if when they are used over such ratings by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.


[^1]
## R1213K

NO.EA-278-180731

## ELECTRICAL CHARACTERISTICS

Electrical Characteristics
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Symbol | Item | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Istandby | Standby Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=0 \mathrm{~V}$ |  | 0.1 | 1.5 | $\mu \mathrm{A}$ |
| IDD1 | Supply Current 1 (non-switching) | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.9 \mathrm{~V}$ |  | 550 | 800 | $\mu \mathrm{A}$ |
| IDD2 | Supply Current 2 | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 3.0 | 4.5 | mA |
| Vuvlo1 | UVLO Detector Threshold | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 1.9 | 2.0 | 2.1 | V |
| Vuvloz | UVLO Released Voltage | $\mathrm{V}_{\mathrm{Fb}}=0 \mathrm{~V}$ |  | $\begin{aligned} & \hline \text { VuvLO1 } \\ & +0.12 \end{aligned}$ | 2.25 | V |
| Vout | Output Voltage Range | R1213K001A | 3.0 |  | 6.0 | V |
|  |  | R1213K001B | 6.0 |  | 15 |  |
| $V_{\text {FB }}$ | Feedback Voltage Accuracy | V IN $=3.6 \mathrm{~V}$ | 0.792 | 0.8 | 0.808 | V |
| $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{FB}} \\ & I \Delta \mathrm{Ta} \end{aligned}$ | Feedback Voltage Temperature Coefficient | $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C}$ |  | $\pm 50$ |  | $\begin{aligned} & \mathrm{ppm} \\ & /^{\circ} \mathrm{C} \end{aligned}$ |
| ILxLEAK | Lx Leakage Current | $\mathrm{V}_{\mathrm{LX}}=16 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=0 \mathrm{~V}$ |  | 0.01 | 2.0 | $\mu \mathrm{A}$ |
| IfBH | VFB "H" Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=5.5 \mathrm{~V}$ |  |  | 0.15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {fBL }}$ | $\mathrm{V}_{\text {FB }}$ "L" Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ | -0.15 |  |  | $\mu \mathrm{A}$ |
| Icel | Vcel Input Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=0 \mathrm{~V}$ | -0.2 |  | 0.2 | $\mu \mathrm{A}$ |
| Rce | CE Pull-down Resistance |  |  | 1000 |  | $\mathrm{k} \Omega$ |
| Iss | Soft-start Current | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  | 10 |  | $\mu \mathrm{A}$ |
| Vсен | CE Input Voltage "H" | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}$ | 1.5 |  |  | V |
| Vcel | CE Input Voltage "L" | $\mathrm{V}_{\text {IN }}=2.3 \mathrm{~V}$ |  |  | 0.3 | V |
| fosc | Oscillator Frequency | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 0.85 | 1.00 | 1.15 | MHz |
| Maxduty | Maximum Duty Cycle | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 85 | 90 | 95 | \% |
| TTSD | Thermal Shutdown Temperature | Junction Temperature |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| TTSR | Thermal Shutdown Released Temperature | Junction Temperature |  | 110 |  | ${ }^{\circ} \mathrm{C}$ |
| gm | Trans-conductance ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  | 220 |  | $\mu \mathrm{S}$ |
| ILxLIM | Lx Current Limit | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | 2.5 | 3.0 | 3.8 | A |
| Ron | Nch ON Resistance ${ }^{(1)}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  | 0.07 |  | $\Omega$ |
| tprot | Latch-type Protection Delay Time | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ |  | 32 |  | ms |
| IRUSH | Inrush Current ${ }^{(2)}$ |  |  |  | 1.5 | A |

[^2]
## APPLICATION INFORMATION

## Typical Application

External Pch MOSFET is Connected for Breaking the Current Path between $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUt }}\left(\mathrm{V}_{\text {out }}<13 \mathrm{~V}\right)$


Notes: The GND pins and also the Lx pins must be mutually short-circuited right near the ground plane on the board. The TEST pin must be connected to the ground plane on the board or be left floating.

External Pch MOSFET is NOT Connected for Breaking the Current Path between $\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\text {out }}\left(\mathrm{V}_{\text {out }}<13 \mathrm{~V}\right)$


Notes: The GND pins and also the Lx pins must be mutually short-circuited right near the ground plane on the board. The TEST pin must be connected to the ground plane on the board or be left floating. The FLAG pin must be left floating.

## R1213K

NO.EA-278-180731

## External Pch MOSFET is Connected for Breaking the Current Path between $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {out }}\left(\mathrm{V}_{\text {OUt }} \geq 13 \mathrm{~V}\right)$



Notes: The GND pins and also the Lx pins must be mutually short-circuited right near the ground plane on the board. The TEST pin must be connected to the ground plane on the board or be left floating.
The snubber circuit must be added for preventing spike noise on the $L x p i n$.

External Pch MOSFET is NOT Connected for Breaking the Current Path between $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {out }}$ (Vout $\geq 13 \mathrm{~V}$ )


Notes: The GND pins and also the Lx pins must be mutually short-circuited right near the ground plane on the board. The TEST pin must be connected to the ground plane on the board or be left floating. The FLAG pin must be left floating. The snubber circuit must be added for preventing spike noise on the $L \times$ pin.

Recommended Components

|  | $\mathrm{V}_{\mathrm{IN}}$ | Cap. | Spec. | Part Name | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | All | $10 \mu \mathrm{~F}$ | 6.3 V | C2012JB0J106M | TDK |


|  | V out | Cap. | Spec. | Part Name | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cout | $\leq 5 \mathrm{~V}$ | $10 \mu \mathrm{~F}$ | 6.3 V | C2012JB0J106M | TDK |
|  | $\leq 10 \mathrm{~V}$ | $10 \mu \mathrm{~F}$ | 16 V | C2012X5R1C106K | TDK |
|  | all | $10 \mu \mathrm{~F}$ | 25 V | C3216X5R1E106K | TDK |
|  | all | $10 \mu \mathrm{~F}$ | 25 V | TMK325BJ106MN | Taiyo Yuden |


|  | Vout | Spec. | Part Name | Manufacturer |
| :---: | :---: | :---: | :---: | :---: |
| D1 | all | $40 \mathrm{~V}, 3 \mathrm{~A}$ | CMS16 | TOSHIBA |
|  | all | $40 \mathrm{~V}, 3 \mathrm{~A}$ | RB056L-40 | ROHM |


|  | $\mathrm{V}_{\text {OUT }}$ | Ind. | Spec. | Part Name | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L1 ${ }^{1}$ ) | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 4.5 \mathrm{~V}$ | $\begin{aligned} & 2.2 \\ & \mu \mathrm{H} \end{aligned}$ | 2.2 A | SPM3012T-2R2N | TDK |
|  |  |  | 2.7 A | SPM4012T-2R2N | TDK |
|  |  |  | 3.5 A | NR5040T2R2N | Taiyo Yuden |
|  | 4.5 V < $\mathrm{V}_{\text {OUT }} \leq 12 \mathrm{~V}$ | $\begin{aligned} & 4.7 \\ & \mu \mathrm{H} \end{aligned}$ | 1.7 A | SPM4012T-4R7N | TDK |
|  |  |  | 3.1 A | NR5040T4R7N | Taiyo Yuden |
|  | 12 V < $\mathrm{V}_{\text {OUT }} \leq 15 \mathrm{~V}$ | $\begin{aligned} & 6.8 \\ & \mu \mathrm{H} \end{aligned}$ | 1.4 A | VLF5014ST-6R8N | TDK |
|  |  |  | 2.8 A | RLF7030T-6R8N | TDK |
|  |  |  | 3.7 A | NR8040T6R8N | Taiyo Yuden |


|  | V $_{\text {out }}$ | Spec. ( $\left.\mathbf{l}_{\mathrm{DS}}, \mathrm{V}_{\mathrm{DS}}, \mathrm{V}_{\text {GS }}\right)$ | Part Name | Manufacturer |
| :---: | :---: | :---: | :---: | :---: |
| Pch.MOSFET | all | $4.5 \mathrm{~A},-30 \mathrm{~V}, \pm 20 \mathrm{~V}$ | UPA1914 | Renesas |

[^3]
## R1213K

NO.EA-278-180731

## - Selection of Resistors and Capacitors for Phase Compensation

The R1213x requires an external phase compensation on the feedback loop for output voltage control to prevent the large output ripple, the unstable operation and the deterioration of device efficiency. Connect a resistor (RCOMP) and a capacitor (CCOMP) between the AMPOUT and GND pins.
RCOMP and CCOMP can be calculated as follows:

## [R1213K001A]

$R_{\text {comp }}=90 \times \mathrm{V}_{\text {In }} \times$ Vout $\times$ Cout / ( $\mathrm{L} \times$ loutmax)
Ccomp $=30 \times$ Vout $\times L \times$ loutmax $/\left(\right.$ VIN $^{2} \times$ Rcomp $)$

## [R1213K001B]

$R_{\text {comp }}=45 \times V_{\text {In }} \times$ Vout $\times$ Cout $/(L \times$ loutmax)
Ccomp $=30 \times$ Vout $\times L \times$ loutmax $/\left(\mathrm{Vin}^{2} \times\right.$ Rcomp $)$

The appropriate values for Rсомр and Cсомр vary depending on the peripheral components and circuit board. Determine the appropriate values for Rcomp and Ccomp according to the transient response.

| $\mathrm{V}_{\text {IN }}(\mathrm{V})$ | Vout $(\mathrm{V})$ | loutmax $(\mathrm{mA})$ | $\mathrm{C}_{\text {IN }}(\mu \mathrm{F})$ | Cout $(\mu \mathrm{F})$ | $\mathrm{L} 1(\mu \mathrm{H})$ | D 1 | Rcomp $^{\text {(k } \Omega)}$ | $\mathrm{C}_{\text {comp }}(\mathrm{nF})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | 3.8 | 1200 | 10 | 20 | 2.2 | 3 A | 8.2 | 3.3 |
| 3.3 | 5 | 800 | 10 | 20 | 4.7 | 3 A | 8.2 | 6.8 |
| 3.3 | 12 | 250 | 10 | 20 | 4.7 | 3 A | 27 | 1.8 |
| 5.0 | 15 | 650 | 10 | 20 | 6.8 | 3 A | 15 | 5.1 |

## - Output Voltage Setting

The output voltage can be calculated by the values of resistors (R1 and R2) as follows:

Output Voltage $=V_{F B} \times(R 1+R 2) / R 1$

$$
\left(\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}\right)
$$

Notes: Set the sum of R1 and R2 to be $200 \mathrm{k} \Omega$ or less.

## - Soft-start Time Setting

The soft-start time can be adjusted by a capacitor (Css) between the SS and GND pins.
The soft-start time can be calculated as follows:

$$
\begin{aligned}
\text { Soft-start time } & =C_{s s} \times V_{F B} / I_{s s} \\
& =8 \times C_{s s} \times 10^{4}[\mathrm{sec}] \\
& \left(\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{ss}}=10 \mu \mathrm{~A}\right)
\end{aligned}
$$

## - Operation of Step-Up Dc/Dc Converter and Output Current



Current (IL) Flowing Through Inductor (L)


Discontinuous Inductor Current Mode


Continuous Inductor Current Mode

The PWM control type of the step-up DC/DC converter has two operation modes characterized by the continuity of inductor current: discontinuous inductor current mode and continuous inductor current mode.

When an Nch transistor is in On-state, the voltage to be applied to the inductor ( L ) is described as $\mathrm{V}_{\mathrm{in}}$. An increase in the inductor current (IL1) can be written as follows:
$\mathrm{IL} 1=\mathrm{V}_{\mathrm{IN}} \mathrm{X}$ ton $/ \mathrm{L}$ Formula 1

In the step-up DC/DC converter circuit, the energy accumulated during the On-state is transferred into the capacitor even in the Off-state. A decrease in the inductor current (IL2) can be written as follows:

IL2 $=\left(\right.$ Vout $\left.-\mathrm{V}_{\text {IN }}\right) x$ topen $/ \mathrm{L}$
Formula 2

## R1213K

NO.EA-278-180731
In the PWM control, IL1 and IL2 become continuous when topen = toff, which is called continuous inductor current mode.

When the device is in continuous inductor current mode and operates in steady-state conditions, the variations of IL1 and IL2 are same:

Vin $x$ ton $/ L=\left(\right.$ Vout $\left.-V_{\text {IN }}\right) x$ toff $/ L$
Formula 3

Therefore, the duty cycle in continuous inductor current mode is:
duty $(\%)=$ ton $/($ ton + toff $)=\left(\right.$ Vout $\left.-\mathrm{V}_{\text {IN }}\right) / \mathrm{V}_{\text {out.............................................................................. Formula } 4}$

When topen = toff, the average of IL1 is:

IL1 (Ave.) $=\mathrm{V}_{\mathrm{IN}} \times$ ton $/(2 \times \mathrm{L})$
Formula 5

If the input voltage $\left(\mathrm{V}_{\text {IN }}\right)$ is equal to the output voltage $\left(\mathrm{V}_{\text {OUT }}\right)$, the output current (lout) is:
lout $=\mathrm{V}_{\text {IN }}{ }^{2} \times$ ton $/\left(2 \times L \times V_{\text {OUT }}\right)$
Formula 6

If lout is larger than Formula 6, the device switches to continuous inductor current mode

The $L x$ peak current flowing through $L$ (ILmax) is:

ILmax $=$ lout $x V_{\text {out }} / V_{\text {IN }}+V_{\text {IN }} x$ ton $/(2 x L)$
Formula 7

ILmax $=$ lout $x V_{\text {OUt }} / V_{\text {IN }}+V_{\text {IN }} \times T \times\left(\right.$ Vout $\left.-V_{\text {IN }}\right) /\left(2 \times L \times V_{\text {OUT }}\right)$
Formula 8

As a result, ILmax becomes larger compared to lout. The overcurrent protection circuit operates if the ILmax becomes more than the Lx current limit. When considering the input and output conditions or selecting the external components, please pay attention to ILmax.

Notes: The above calculations are based on the ideal operation of the device. They do not include the losses caused by the external components or Nch transistor. The actual maximum output current will be $50 \%$ to $80 \%$ of the above calculation results. Especially, if IL is large or $\mathrm{V}_{\mathrm{IN}}$ is low, it may cause the switching losses.

## TECHNICAL NOTES

The performance of a power source circuit using this device is highly dependent on a peripheral circuit. A peripheral component or the device mounted on PCB should not exceed a rated voltage, a rated current or a rated power. When designing a peripheral circuit, please be fully aware of the following points.

- Ensure that the VIN and GND lines are firmly connected. A large switching current flows through the VIN and GND lines. If their impedance is too high, noise pickup or unstable operation may result.
- When an Nch MOSFET driver is turned off, the inductor may generate a spike-shaped high voltage. Use a high-break-down-voltage capacitor (Cout) and a high-break-down-voltage diode that are 1.5 times or more than the set output voltage.
- Choose a schottky diode (D1) that has low forward voltage, low reverse current, and is fast in switching speed.
- Use an inductor that has a low DC resistance, has an enough tolerable current and is less likely to cause magnetic saturation.
- The FLAG pin (Shutdown Control Pin) turns off the external Pch MOSFET to break the current path between VIN and Vout during standby, UVLO, thermal shutdown and latch-type protection. Place a capacitor of $1 \mu \mathrm{~F}$ between the source of the external Pch MOSFET and GND to protect the external Pch MOSFET from overvoltage caused by the inductor current.

During the soft-start, the FLAG pin turns on or off the external Pch MOSFET synchronizing with the switching of the Nch MOSFET to prevent the inrush current. Select the external Pch MOSFET with fast switching speed (Approx. 100 ns ) and small gate capacity ( 3 nF or less).

- The spike noise of $L x$ should not exceed the absolute maximum rating. The spike noise of $L x$ may exceed the absolute maximum ratings under $V_{\text {out }} \geq 13 \mathrm{~V}$. To reduce the spike noise of $L_{x}$, place a snubber circuit (RSNB and CSNB are connected in series) parallel to the diode (D1). A snubber circuit may also be required under $V_{\text {out }}<13 \mathrm{~V}$ if the spike noise of $L_{x}$ is large. It is recommended that a capacitor ( $\mathrm{C}_{\text {SNB }}$ ) be 1100 pF and a resistor ( $\mathrm{R}_{\text {SNB }}$ ) be $0.68 \Omega$. The appropriate values for $\mathrm{C}_{\text {SNB }}$ and $\mathrm{R}_{\text {SNB }}$ vary significantly depending on the circuit board and affect the device efficiency. Actual circuit board testing is required.


## R1213K

NO.EA-278-180731

- Latch-type protection circuit latches the Nch MOSFET off to stop the operation of the DC/DC converter if the output voltage drop due to overcurrent continues more than the protection delay time. When the latch-type protection circuit operates, the FLAG pin outputs " H " and turns the external Pch MOSFET off to break the current path between $\mathrm{V}_{\mathbb{N}}$ and $\mathrm{V}_{\text {our }}$.
The protection delay time is set to typically 32 ms . If the output voltage returns to normal during the protection delay time, the internal timer will be reset.
To release the latch-type protection, set the CE pin " H " or make the power supply voltage lower than the UVLO detector threshold.
- Connect the TEST pin to GND or otherwise leave it floating.
- Connect the FLAG pin to the external Pch MOSFET gate only.
- To prevent inrush current, connect the SS pin to a capacitor (Css) only.
- The tab on the bottom of the package enhances thermal performance and is electrically connected to GND (substrate level). It is recommended that the tab be connected to the ground plane on the board, or otherwise be left floating. To enhance the thermal performance of multilayer circuit board, provide a thermal via under the tab on the bottom of the package.
- In Fig. A and Fig. B, the current paths on the boost DC/DC converter are shown. The current paths when the MOSFET turns on are shown in Fig. A, and the current paths when the MOSFET turns off are shown in Fig. B. The pointed parts with red arrows in Fig. B are where the current flows only when the MOSFET turns on, or off. The parasitic impedance, inductance, or parasitic capacitance of these parts have some impact on the stability of $D C / D C$ converter, and may cause a noise generation. Therefore the parasitic impedance, capacitance, inductance must be as small as possible. Furthermore, the current paths shown in Fig. A and Fig. B must be as short as possible and as wide as possible.


Figure A. MOSFET-ON (Boost)


Figure B. MOSFET-OFF (Boost)

## - PCB Layout

R1213K001A/B (PKG: DFN(PL)2730-12pin)


Typical Board Layout - Top Layer


Typical Board Layout - Back Layer

Note: R2 patterns are the layout for 2 serial resistance chips, RT1 and RT2 to set preferred value easier.

## R1213K

NO.EA-278-180731

## TYPICAL CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.

## 1) Output Voltage vs. Output Current $\left(\mathbf{T a}=25^{\circ} \mathrm{C}\right)$

Vout $=3.0 \mathrm{~V}$

$V_{\text {out }}=12 \mathrm{~V}$


$$
\text { Vout }=5.0 \mathrm{~V}
$$



$$
\text { Vout }=15 \mathrm{~V}
$$


2) Efficiency vs. Output Current ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )
$V_{\text {OUt }}=3.0 \mathrm{~V}$

$V_{\text {out }}=12 \mathrm{~V}$

3) Standby Current vs. Temperature


$$
\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}
$$


$V_{\text {OUt }}=15 \mathrm{~V}$

4) Supply Current 1 vs. Temperature

5) Supply Current 2 vs. Temperature

7) Maxduty vs. Temperature

9) CE " H " Input Voltage vs. Temperature

6) Frequency vs. Temperature

8) FB Voltage vs. Temperature

10) Lx Limit Current vs. Temperature

11) Protection Delay Time vs. Temperature

12) Start-up Waveform ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{C}_{\text {ss }}=0.1 \mu \mathrm{~F}$, External Pch MOSFET Connected between $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {out }}$ ) - $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, Vоut $=5.0 \mathrm{~V}$, lout $=10 \mathrm{~mA}$ - $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, Vout $=5.0 \mathrm{~V}$, Iout $=500 \mathrm{~mA}$


$$
\cdot \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUt }}=12 \mathrm{~V} \text {, lout }=10 \mathrm{~mA}
$$




- $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {OUt }}=12 \mathrm{~V}$, lout $=200 \mathrm{~mA}$



## R1213K

NO.EA-278-180731
13) Load Transient Response Waveform ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

- $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, V $_{\text {OUT }}=5.0 \mathrm{~V}$, I IUTt $=20 \Leftrightarrow 500 \mathrm{~mA}$ $\mathrm{L}=4.7 \mu \mathrm{H}$, Cout $=20 \mu \mathrm{~F}, \mathrm{R}_{\text {comp }}=8.2 \mathrm{k} \Omega$,
Cсомр $=6.8 \mathrm{nF}$

- $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUt }}=12 \mathrm{~V}$, lout $=10 \Leftrightarrow 200 \mathrm{~mA}$ $\mathrm{L}=4.7 \mu \mathrm{H}$, Cout $=20 \mu \mathrm{~F}, \mathrm{R}_{\text {comp }}=27 \mathrm{k} \Omega$,
$\mathrm{C}_{\text {сомр }}=1.8 \mathrm{nF}$


$$
\begin{aligned}
& \cdot \mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUt }}=15.0 \mathrm{~V}, \text { lout }=100 \Leftrightarrow 500 \mathrm{~mA} \\
& \mathrm{~L}=6.8 \mu \mathrm{H}, \text { Cout }=20 \mu \mathrm{~F}, \mathrm{R}_{\text {comp }}=15 \mathrm{k} \Omega, \\
& \mathrm{C}_{\text {comp }}=5.1 \mathrm{nF}
\end{aligned}
$$


14) Output Voltage Waveform ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

$$
\begin{aligned}
\cdot \mathrm{V}_{\text {IN }} & =3.3 \mathrm{~V}, \text { VOUT }=5.0 \mathrm{~V}, \text { IOUT }=500 \mathrm{~mA} \\
\mathrm{~L} & =4.7 \mu \mathrm{H}, \text { CoUt }=20 \mu \mathrm{~F}
\end{aligned}
$$



$$
\begin{aligned}
& \cdot \mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}, \text { V OUT }=15 \mathrm{~V}, \text { IOUT } \\
& \mathrm{L}=600 \mathrm{~mA} \\
& \mathrm{H}, \text { CoUt }=20 \mu \mathrm{~F}
\end{aligned}
$$



- $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=12 \mathrm{~V}$, lout $=200 \mathrm{~mA}$
$\mathrm{L}=4.7 \mu \mathrm{H}$, Cout $=20 \mu \mathrm{~F}$


The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

## Measurement Conditions

| Item | Measurement Conditions |
| :--- | :--- |
| Environment | Mounting on Board (Wind Velocity $=0 \mathrm{~m} / \mathrm{s}$ ) |
| Board Material | Glass Cloth Epoxy Plastic (Four-Layer Board) |
| Board Dimensions | $76.2 \mathrm{~mm} \times 114.3 \mathrm{~mm} \times 0.8 \mathrm{~mm}$ |
| Copper Ratio | Outer Layer (First Layer): Less than 95\% of 50 mm Square <br> Inner Layers (Second and Third Layers): Approx. 100\% of 50 mm Square <br> Outer Layer (Fourth Layer): Approx. $100 \%$ of 50 mm Square |
| Through-holes | $\quad$$\quad 0.3 \mathrm{~mm} \times 23 \mathrm{pcs}$ |

Measurement Result
$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Tjmax}=125^{\circ} \mathrm{C}\right)$

| Item | Measurement Result |
| :--- | :---: |
| Power Dissipation | 3100 mW |
| Thermal Resistance ( $\theta \mathrm{ja}$ ) | $\theta \mathrm{ja}=32^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Characterization Parameter ( $\psi \mathrm{j} \mathrm{t})$ | $\psi j \mathrm{j}=8^{\circ} \mathrm{C} / \mathrm{W}$ |

日ja: Junction-to-Ambient Thermal Resistance
$\psi j$ t: Junction-to-Top Thermal Characterization Parameter


Power Dissipation vs. Ambient Temperature


Measurement Board Pattern


DFN(PL)2730-12 Package Dimensions (Unit: mm)

[^4] tab be connected to the ground plane on the board but it is possible to leave the tab floating.

Nisshinbo Micro Devices Inc.

1. The products and the product specifications described in this document are subject to change or discontinuation of production without notice for reasons such as improvement. Therefore, before deciding to use the products, please refer to our sales representatives for the latest information thereon.
2. The materials in this document may not be copied or otherwise reproduced in whole or in part without prior written consent of our company.
3. Please be sure to take any necessary formalities under relevant laws or regulations before exporting or otherwise taking out of your country the products or the technical information described herein.
4. The technical information described in this document shows typical characteristics of and example application circuits for the products. The release of such information is not to be construed as a warranty of or a grant of license under our company's or any third party's intellectual property rights or any other rights.
5. The products listed in this document are intended and designed for use as general electronic components in standard applications (office equipment, telecommunication equipment, measuring instruments, consumer electronic products, amusement equipment etc.). Those customers intending to use a product in an application requiring extreme quality and reliability, for example, in a highly specific application where the failure or misoperation of the product could result in human injury or death (aircraft, spacevehicle, nuclear reactor control system, traffic control system, automotive and transportation equipment, combustion equipment, safety devices, life support system etc.) should first contact us.
6. We are making our continuous effort to improve the quality and reliability of our products, but semiconductor products are likely to fail with certain probability. In order to prevent any injury to persons or damages to property resulting from such failure, customers should be careful enough to incorporate safety measures in their design, such as redundancy feature, fire containment feature and fail-safe feature. We do not assume any liability or responsibility for any loss or damage arising from misuse or inappropriate use of the products.
7. Anti-radiation design is not implemented in the products described in this document.
8. The X-ray exposure can influence functions and characteristics of the products. Confirm the product functions and characteristics in the evaluation stage.
9. WLCSP products should be used in light shielded environments. The light exposure can influence functions and characteristics of the products under operation or storage.
10. There can be variation in the marking when different AOI (Automated Optical Inspection) equipment is used. In the case of recognizing the marking characteristic with AOI, please contact our sales or our distributor before attempting to use AOI.
11. Please contact our sales representatives should you have any questions or comments concerning the products or the technical information.

## NiSSHiNBO

## Nisshinbo Micro Devices Inc.

## Official website <br> https://www.nisshinbo-microdevices.co.jp/en/

Purchase information
https://www.nisshinbo-microdevices.co.jp/en/buy/


[^0]:    ${ }^{(1)}$ The No.4, No. 5 and No. 6 pins must be connected together. The No. 8 and No. 9 pins must be connected together.
    ${ }^{(2)}$ The TEST pin must be connected to GND or left floating.
    ${ }^{(3)}$ The FLAG pin should be left floating when it is not used.

[^1]:    ${ }^{(1)}$ Refer to POWER DISSIPATION for detailed information.

[^2]:    ${ }^{(1)}$ Guaranteed by design engineering, not mass production tested.
    ${ }^{(2)}$ Guaranteed by design engineering when the external Pch MOSFET is connected to the FLAG pin. Refer to the recommended components at APPLICATION INFORMATION and TECHNICAL NOTES.

[^3]:    ${ }^{(1)}$ It is recommended that the rated current of the inductor be higher than the LX limit current. Performing the current limitation outside of the R1213K requires the use of small components.

[^4]:    *The tab on the bottom of the package shown by blue circle is a substrate potential (GND). It is recommended that this

