



TNMNM310



100V N-Channel MOSFETs


General Description

The TNMNM310 is the high cell density trenched N-ch MOSFETs, which provides excellent $R_{DS(ON)}$ and efficiency for most of the small power switching and load switch applications.

The TNMNM310 meets the RoHS and Green Product requirement with full function reliability approved.

BV_{DSS}	$R_{DS(ON)}$	I_D
100V	310 m Ω	1.2 A

SOT-23 Pin Configuration



Features

- 100V, 1.2A, $R_{DS(ON)}=310m\Omega @V_{GS}=10V$
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- Green Device Available
- Advanced high cell density Trench technology

Absolute Maximum Ratings $T_c=25^\circ C$ unless otherwise noted

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous, $V_{GS}@10V$ (NOTE 1) ($T_A=25^\circ C$)	1.2	A
	Drain Current - Continuous, $V_{GS}@10V$ (NOTE 1) ($T_A=70^\circ C$)	1	A
I_{DM}	Drain Current - Pulsed (NOTE 2)	5	A
P_D	Total Power Dissipation ($T_A=25^\circ C$) (NOTE 3)	1	W
T_J	Operating Junction Temperature Range	-50 to 150	$^\circ C$
T_{STG}	Storage Temperature Range	-50 to 150	$^\circ C$
Marking Code		A5	

Thermal Characteristics

Symbol	Parameter	Typ.	Max	Unit
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (NOTE 1)	---	125	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction to Case (NOTE 1)	---	80	$^\circ C/W$



Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V , I _D = 250uA	100	---	---	V
I _{DSS}	Drain-Source Leakage Current	V _{DS} = 80V , V _{GS} = 0V , T _J =25°C	---	---	1	uA
		V _{DS} = 80V , V _{GS} = 0V , T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±20V , V _{DS} = 0V	---	---	±100	nA

On Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R _{DS(ON)}	Static Drain-Source On-Resistance (NOTE 2)	V _{GS} = 10V , I _D = 1A	---	260	310	mΩ
		V _{GS} = 4.5V , I _D = 0.5A	---	270	320	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D = 250uA	1.0	1.5	2.5	V
gfs	Forward Transconductance	V _{DS} = 5V , I _D = 1A	---	2.4	---	S

Dynamic and switching Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Q _g	Total Gate Charge	V _{DS} = 80V , V _{GS} = 10V , I _D = 1A	---	9.7	13.6	nC
Q _{gs}	Gate-Source Charge		---	1.6	2.2	
Q _{gd}	Gate-Drain Charge		---	1.7	2.4	
T _{d(on)}	Turn-On Delay Time	V _{DD} = 50V , V _{GS} = 10V , R _G = 3.3Ω , I _D = 1A	---	1.6	3.2	ns
T _r	Rise Time		---	19	34	
T _{d(off)}	Turn-Off Delay Time		---	13.6	27	
T _f	Fall Time		---	19	38	
C _{iss}	Input Capacitance	V _{DS} = 15V , V _{GS} = 0V , F= 1MHz	---	508	711	pF
C _{oss}	Output Capacitance		---	29	41	
C _{rss}	Reverse Transfer Capacitance		---	16.4	23	
R _g	Gate resistance	V _{GS} =0V , V _{DS} =0V , F=1MHz	---	2.8	5.6	Ω

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current (NOTE 1 · 4)	V _G = V _D = 0V , Force Current	---	---	1.2	A
I _{SM}	Pulsed Source Current (NOTE 2 · 4)		---	---	5	A
V _{SD}	Diode Forward Voltage (NOTE 2)	V _{GS} = 0V , I _S = 1A , T _J = 25°C	---	---	1.2	V

NOTES :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%.
3. The power dissipation is limited by 150°C junction temperature
4. The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.



Characteristics Curves




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J



Characteristics Curves




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform




TNMNM310



100V N-Channel MOSFETs

Package Outline Dimensions



SOT-23

Dimensions in inches and (millimeters)



LEGAL DISCLAIMER

- The product is provided “AS IS” without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the “Eris”) makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.