

General Description


The TLMPB045 is the high cell density trenched P-ch MOSFETs, which provide excellent R_{DSON} and gate charge for most of the synchronous buck converter applications.

The TLMPB045 meets the RoHS and Green Product requirement with full function reliability approved.

BV _{DSS}	R _{DS(ON)}	I _D
20 V	45 mΩ	4.9 A

SOT-23S Pin Configuration





Features

- -20V, -4.9A, $R_{DS(ON)} \leq 45 \text{m}\Omega @V_{GS} = -4.5V$
- · Super Low Gate Charge
- · Excellent Cdv/dt effect decline
- · Green Device Available
- · Advanced high cell density Trench technology

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-Source Voltage	±12	V
1	Drain Current - Continuous, V _{GS} @-4.5V (NOTE 1) (T _A =25°C)	-4.9	Α
I _D	Drain Current - Continuous, V _{GS} @-4.5V (NOTE 1) (T _A =70°C)	-3.9	Α
I _{DM}	Drain Current - Pulsed (NOTE 2)	-14	Α
P_{D}	Total Power Dissipation (NOTE 3) (T _A =25°C)	1.31	W
	Total Power Dissipation (NOTE 3) (T _A =70°C)	0.84	W
T_J	Operating Junction Temperature Range	-50 to 150	°C
T _{STG}	Storage Temperature Range	-50 to 150	°C
Marking Code		В	

Thermal Characteristics						
Symbol	Symbol Parameter					
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (NOTE 1)		120	°C/W		
$R_{\theta JA}$	Thermal Resistance Junction to Ambient (t ≤10s) (NOTE 1)		95	°C/W		





Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V , I _D = -250uA	-20			V
I _{DSS}	IDrain-Source Leakage Current	V_{DS} = -16V , V_{GS} = 0V , T_{J} =25 $^{\circ}$ C			-1	uA
		V _{DS} = -16V , V _{GS} = 0V , T _J =55°C			-5	uA
I_{GSS}	Gate-Source Leakage Current	V_{GS} = ±12V , V_{DS} = 0V			±100	nA

On Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
K	Static Drain-Source On-Resistance (NOTE 2)	V_{GS} = -4.5V , I_{D} = -4.9A		40	45	mΩ
		V_{GS} = -2.5V , I_{D} = -3.4A		50	60	
		V _{GS} = -1.8V , I _D = -2A		65	85	
V _{GS(th)}	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250uA$	-0.4		-1.0	V
gfs	Forward Transconductance	V_{DS} = -5V , I_D = -3A		12.8		S

Dynamic and switching Characteristics


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Q_g	Total Gate Charge	\\ - 15\\ \\ - 45\\		10.2	14.3	
Q_gs	Gate-Source Charge	V_{DS} = -15V , V_{GS} = -4.5V , I_{D} = -3A		1.89	2.6	nC
Q_{gd}	Gate-Drain Charge	ID0/4		3.1	4.3	
$T_{d(on)}$	Turn-On Delay Time			5.6	11.2	
T _r	Rise Time	V _{DD} = -10V , V _{GS} = -4.5V ,		40.8	73	no
$T_{d(off)}$	Turn-Off Delay Time	R_G = 3.3 Ω , I_D = -3 A		33.6	67	ns
T_f	Fall Time			18	36	
C _{iss}	Input Capacitance			857	1200	
C _{oss}	Output Capacitance	V_{DS} = -15V , V_{GS} = 0V , F= 1MHz		114	160	pF
C_{rss}	Reverse Transfer Capacitance			108	151	

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Is	Continuous Source Current (NOTE 1 \ 4)	$V_G = V_D = 0V$, Force Current			-4.9	Α
V_{SD}	Diode Forward Voltage (NOTE 2)	V_{GS} = 0V , I_{S} = -1A , T_{J} = 25 $^{\circ}$ C	-		-1	V
trr	Reverse Recovery Time	IF= -3A , di/dt=100A/us ,		21.8		nS
Qrr	Reverse Recovery Charge	T _J = 25°C		6.9		nC

NOTES:

- 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
- 2. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%.
- 3. The power dissipation is limited by 150°C junction temperature.
- 4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.





Characteristics Curves




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-charge Characteristics




Fig.5 Normalized $V_{\text{GS(th)}}$ vs. T_{J}





Fig.6 Normalized R_{DSON} vs. T_J





Characteristics Curves






Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform






Fig.11 Gate Charge Waveform






Package Outline Dimensions







SOT-23SDimensions in inches and (millimeters)





LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.