



60V P-Channel MOSFETs

General Description


These P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BV_{DSS}	$R_{DS(ON)}$	I_D
-60 V	8.6 m Ω	-72 A

Features

- $R_{DS(ON)} \leq 8.6m\Omega @ V_{GS} = -10V$
- Fast switching
- Green Device Available
- Suit for -4.5V Gate Drive Applications

PPAK5X6 Pin Configuration



Applications

- POL Applications
- LED Application
- Load Switch

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-60	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous ($T_C=25^\circ\text{C}$)	-72	A
	Drain Current - Continuous ($T_C=100^\circ\text{C}$)	-45.5	A
I_{DM}	Drain Current - Pulsed (NOTE 1)	-288	A
EAS	Single Pulse Avalanche Energy (NOTE 2)	320	mJ
IAS	Single Pulse Avalanche Current (NOTE 2)	80	A
P_D	Power Dissipation ($T_C=25^\circ\text{C}$)	142	W
	Power Dissipation - Derate above 25°C	1.13	W/ $^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
Marking Code		PG8P6	

Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction to Ambient	---	62	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance Junction to Case	---	0.88	$^\circ\text{C}/\text{W}$



Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D = -250uA	-60	---	---	V
I _{DSS}	Drain-Source Leakage Current	V _{DS} = -60V, V _{GS} =0V, T _J =25°C	---	---	-1	uA
		V _{DS} = -48V, V _{GS} =0V, T _J =125°C	---	---	-10	uA
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±20V, V _{DS} =0V	---	---	±100	nA

On Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = -10V, I _D = -20A	---	7.1	8.6	mΩ
		V _{GS} = -4.5V, I _D = -10A	---	8.8	12	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D = -250uA	-1.2	-1.6	-2.5	V
g _{fs}	Forward Transconductance	V _{DS} = -10V, I _D = -3A	---	18	---	S

Dynamic and switching Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Q _g	Total Gate Charge	V _{DS} = -48V, V _{GS} = -10V, I _D = -5A (NOTE 3 & 4)	---	141	210	nC
Q _{gs}	Gate-Source Charge		---	17	25.5	
Q _{gd}	Gate-Drain Charge		---	28.6	43	
T _{d(on)}	Turn-On Delay Time	V _{DD} = -48V, V _{GS} = -10V, R _G = 6Ω, I _D = -1A (NOTE 3 & 4)	---	70	140	nS
T _r	Rise Time		---	205	410	
T _{d(off)}	Turn-Off Delay Time		---	402	804	
T _f	Fall Time		---	197	394	
C _{iss}	Input Capacitance	V _{DS} = -25V, V _{GS} = 0V, F= 1MHz	---	8620	12930	pF
C _{OSS}	Output Capacitance		---	486	730	
C _{rSS}	Reverse Transfer Capacitance		---	288	430	

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current	V _G = V _D = 0V, Force Current	---	---	-72	A
I _{SM}	Pulsed Source Current		---	---	-144	A
V _{SD}	Diode Forward Voltage	V _{GS} = 0V, I _S = -1A, T _J =25°C	---	---	-1	V

NOTES :

1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. V_{DD}=50V, V_{GS}=10V, L=0.1mH, I_{AS}=80A, R_G=25, Starting T_J=25°C.
3. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%.
4. Essentially independent of operating temperature.



Characteristics Curves




Fig.1 Continuous Drain Current vs. T_c




Fig.2 Normalized R_{DS(on)} vs. T_j




Fig.3 Normalized V_{th} vs. T_j




Fig.4 Gate Charge Waveform




Fig.5 Normalized Transient Impedance




Fig.6 Maximum Safe Operation Area



Characteristics Curves




Fig.7 Switching Time Waveform





Fig.8 Gate Charge Waveform

Package Outline Dimensions



PPAK5X6

Dimensions in inches and (millimeters)



LEGAL DISCLAIMER

- The product is provided “AS IS” without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the “Eris”) makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.