

Pb RoHS

#### **General Description**


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BV <sub>DSS</sub>	R <sub>DS(ON)</sub>	Ι <sub>D</sub>
100 V	8 mΩ	91 A

#### Features

- ·  $R_{DS(ON)} \leq 8m\Omega @V_{GS}$ =10V
- Improved dv/dt Capability
- Fast Switching
- Green Device Available

#### PPAK5X6 Pin Configuration



#### **Applications**

- Power Management in DC/DC Converters
- USB Power Delivery (USB PD)

### Absolute Maximum Ratings T<sub>J</sub>=25°C unless otherwise noted

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	100	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
la la	Drain Current – Continuous (T <sub>C</sub> =25°C)	91	А
ID	Drain Current – Continuous (T <sub>C</sub> =100°C)	57	А
I <sub>DM</sub>	Drain Current – Pulsed (T <sub>C</sub> =25°C) (NOTE 1)	106	А
IAS	Single Pulse Avalanche Energy (L=0.1mH) (NOTE 2)	30	А
EAS	Single Pulse Avalanche Energy (L=0.1mH) (NOTE 2)	45	mJ
P <sub>D</sub>	Power Dissipation (T <sub>A</sub> =25°C)	2.5	W
TJ	Operating Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature Range	-55 to 150	°C
Marking Code		NM8P0	

Thermal Characteristics					
Symbol	Parameter	Rating	Unit		
R <sub>θJA</sub>	Thermal Resistance Junction to Ambient	50	°C/W		
R <sub>θJC</sub>	Thermal Resistance Junction to Case	1.9	°C/W		





#### Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)

Off Characteristics						
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$BV_{DSS}$	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	100			V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =80V , V <sub>GS</sub> =0V			1	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	$V_{GS}$ =±20V , $V_{DS}$ =0V			±100	nA

#### **On Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R <sub>DS(ON)</sub>	IStatic Drain-Source On-Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =20A			8	mΩ
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =10A			12.5	
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1	2	3	V
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =10A		25.8		S

#### Dynamic and switching Characteristics (NOTE 4)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$Q_g$	Total Gate Charge			43.3		
$Q_gs$	Gate-Source Charge	$V_{DS}$ =50V , $V_{GS}$ =10V , $I_{D}$ =20A		8.1		nC
$Q_gd$	Gate-Drain Charge	1 [		10.8		
T <sub>d(on)</sub>	Turn-On Delay Time			14.5		
Tr	Rise Time	$V_{DS}$ =30V , $V_{GS}$ =10V , $R_{GEN}$ =1 $\Omega$ , $I_{D}$ =1A		8.1		nS
T <sub>d(off)</sub>	Turn-Off Delay Time			13.5		115
T <sub>f</sub>	Fall Time			107		
C <sub>iss</sub>	Input Capacitance			2111		
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =50V , V <sub>GS</sub> =0V , F=1MHz		579		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			38		
$R_{g}$	Gate Resistance	$V_{GS}$ =0V , $V_{DS}$ =0V , F=1MHz		1		Ω

#### **Drain-Source Diode Characteristics and Ratings**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{SD}$	Diode Forward Voltage (NOTS 3)	V <sub>GS</sub> =0V , I <sub>S</sub> =10A			1.1	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> =10A , V <sub>R</sub> =50V ,		45.5		nS
Q <sub>rr</sub>	Reverse Recovery Charge	dl/dt=100A/us		51.1		nC

NOTES :

1. Max. current is limited by bonding wire.

2. UIS tested and pulse width are limited by maximum junction temperature 150°C.

3. The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%.

4. Guaranteed by design, not subject to production testing.





Ph RoHS

#### **Characteristics Curves**




FIG. 3 - Source-Drain Diode Forward




FIG. 2 - Gate Threshold Voltage




FIG. 4 - Drain Current




FIG. 5 - Safe Operating Area






FIG. 6 -  $R_{\theta JC}$  Transient Thermal Impedance







#### **Package Outline Dimensions**



**PPAK5X6** Dimensions in inches and (millimeters)



### LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.