




General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications

PPAK5X6 I	Pin	Config	uration
-----------	-----	--------	---------





BVDSS	RDSON	ID
100V	7.2mΩ	65A

Features

- 100V,65A,RDS(ON)=7.2mΩ@VGS=10V
- · Improved dv/dt capability
- · Fast switching
- 100% EAS Guaranteed
- · Green Device Available

Applications

- Networking
- · Load Switch
- · LED applications
- · Quick Charger

Absolute Maximum Ratings Tc=25°C unless otherwise noted

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	100	V
V_{GS}	Gate-Source Voltage	+20 / -12	V
ı	Drain Current – Continuous (TC=25°C) (Chip Limitation)	65	Α
I _D	Drain Current – Continuous (TC=100°C) (Chip Limitation)	40	Α
I _{DM}	Drain Current – Pulsed ¹	255	Α
EAS	Single Pulse Avalanche Energy ²	230	mJ
IAS	Single Pulse Avalanche Current ²	65	Α
P_D	Power Dissipation (TC=25°C)	135	W
гD	Power Dissipation – Derate above 25°C	1.2	W/°C
T_{STG}	Storage Temperature Range	-50 to 150	°C
T_J	Operating Junction Temperature Range	-50 to 150	°C

Thermal Characteristics

Symbol	Parameter		Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction to ambient		65	°C/W
$R_{ heta JC}$	Thermal Resistance Junction to Case		1.1	°C/W





Electrical Characteristics (T_J=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0V , I_D =250uA	100			V
△BV _{DSS} /△TJ	BV _{DSS} Temperature Coefficient	Reference to 25°C , I _D =1mA		0.05		V/°C
I _{DSS}	IDrain-Source Leakage Current	V_{DS} =100V , V_{GS} =0V , T_{J} =25 $^{\circ}$ C			1	uA
		V_{DS} =80V , V_{GS} =0V , T_J =125 $^{\circ}$ C			10	uA
I _{GSS}	Gate-Source Leakage Current	V_{GS} =+20V , V_{DS} =0V			100	nA

On Characteristics

R _{DS(ON)}	I Static Drain-Source On-Resistance	V_{GS} =10V , I_D =18A		6.5	7.5	mΩ
		V_{GS} =4.5V , I_D =10A		9.0	11.5	mΩ
$V_{GS(th)}$	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.2		2.5	V
$\triangle V_{GS(th)}$	$V_{GS(th)}$ $V_{GS(th)}$ Temperature Coefficient			-5.5		mV/°C
gfs	Forward Transconductance	V_{DS} =10V , I_{D} =3A		15		S

Dynamic and switching Characteristics


Q_g	Total Gate Charge ^{3, 4}		 55	85	
Q_{gs}	Gate-Source Charge ^{3, 4}	V _{DS} =80V , V _{GS} =10V , I _D =10A	 8.0	15	nC
Q_{gd}	Gate-Drain Charge ^{3, 4}		 15	25	
$T_{d(on)}$	Turn-On Delay Time ^{3, 4}		 15	33	
T_r	Rise Time ^{3, 4}	V_{DD} =50V , V_{GS} =10V , R_{G} =6 Ω	 35	68	ns
$T_{d(off)}$	Turn-Off Delay Time ^{3, 4}	I _D =1A	 65	130	115
T_f	Fall Time ^{3, 4}		 30	58	
C _{iss}	Input Capacitance		 	6500	
Coss	Output Capacitance	V_{DS} =25V , V_{GS} =0V , F=1MHz	 	1800	pF
C _{rss}	Reverse Transfer Capacitance		 	180	
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, F=1MHz	 1.25		Ω

Drain-Source Diode Characteristics and Maximum Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Is	Continuous Source Current	V _G =V _D =0V , Force Current			60	Α
I _{SM}	Pulsed Source Current	V _G -V _D -0V , I ofce Current			125	Α
V_{SD}	Diode Forward Voltage	V_{GS} =0V , I_{S} =1A , T_{J} =25 $^{\circ}$ C			1	V

Note:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
- 2. V_{DD} =50V, V_{GS} =10V,L=0.1mH, I_{AS} =68A., R_{G} =25 Ω ,Starting TJ=25 $^{\circ}$ C.
- 3. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%.
- 4. Essentially independent of operating temperature.



P5MNM7P2



100V N-Channel MOSFETs




Fig.1 Continuous Drain Current vs. T_C




Fig.3 Normalized Vth vs. T_J




Fig.5 Normalized Transient ImpedanceIm




Fig.2 Normalized RDSONN vs. T_J




Fig.4 Gate Charge Characteristics





Fig.6 Maximum Safe Operation Area




P5MNM7P2



100V N-Channel MOSFETs









Fig.8 Gate Charge Waveform





PPAK5X6 PACKAGE INFORMATION



Sumbal	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	MAX	MIN	MAX	MIN	
A	1.100	0.800	0.043	0.031	
b	0.510	0.330	0.020	0.013	
C	0.300	0.200	0.012	0.008	
D1	5.100	4.800	0.201	0.189	
D2	4.100	3.610	0.161	0.142	
E	6.200	5.900	0.244	0.232	
E1	5.900	5.700	0.232	0.224	
E2	3.780	3.350	0.149	0.132	
e	1.27BSC		0.05	BSC	
H	0.700	0.410	0.028	0.016	
K	1.500	1.100	0.059	0.043	
L	0.710	0.510	0.028	0.020	
L1	0.200	0.060	0.008	0.002	
θ	12°	0°	12°	0°	





LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.