



General Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.


BV _{DSS}	R _{DS(ON)}	Ι _D
100 V	5.5 mΩ	70 A

Features

- $R_{DS(ON)} \le 5.5 m\Omega @V_{GS} = 10V$
- · Improved dv/dt capability
- · Fast switching
- · Green Device Available

PPAK5X6 Pin Configuration





Applications

- Networking
- · Load Switch
- · LED applications
- · Quick Charger

osolute Maximum Ratings T _c =25°C unless otherwise noted						
Symbol	Parameter	Rating	Units			
V_{DS}	Drain-Source Voltage	100	V			
V_{GS}	Gate-Source Voltage	+20 / -12	V			
1	Drain Current – Continuous (T _C =25°C)	70	Α			
I _D	Drain Current – Continuous (T _C =100°C)	44	Α			
I _{DM}	Drain Current – Pulsed (NOTE 1)	280	Α			
EAS	Single Pulse Avalanche Energy (NOTE 2)	320	mJ			
IAS	Avalanche Current (NOTE 2)	80	Α			
P_{D}	Power Dissipation (T _C =25°C)	142	W			
T _J	Operating Junction Temperature Range	-50 to 150	°C			
T _{STG}	Storage Temperature Range	-50 to 150	°C			
Marking Code		NM5P5				

Thermal Characteristics					
Symbol	Parameter	Тур.	Max.	Unit	
$R_{\theta JA}$	Thermal Resistance Junction to Ambient		62	°C/W	
$R_{ heta JC}$	Thermal Resistance Junction to Case		0.88	°C/W	





Electrical Characteristics (T_{.J}=25°C, unless otherwise noted)

Off Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} =0V , I_D =250uA	100			V
I _{DSS}	IDrain-Source Leakage Current	V_{DS} =100V , V_{GS} =0V , T_{J} =25 $^{\circ}$ C			1	uA
		V_{DS} =80V , V_{GS} =0V , T_{J} =85 $^{\circ}$ C			10	uA
I _{GSS}	Gate-Source Leakage Current	V_{GS} =20V , V_{DS} =0V			100	nA

On Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{DS(ON)}	IStatic Drain-Source On-Resistance	V _{GS} =10V , I _D =20A		4.6	5.5	mΩ
		V_{GS} =4.5V , I_D =10A		6.2	7.8	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250uA$	1.0	1.6	2.5	V
gfs	Forward Transconductance	V_{DS} =10V , I_{D} =5A		18		S

Dynamic and switching Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Q_g	Total Gate Charge	V =90V V =10V L=10A		58.2		
Q_gs	Gate-Source Charge	V _{DS} =80V , V _{GS} =10V , I _D =10A (NOTE 3 \ 4)		9.2		nC
Q_{gd}	Gate-Drain Charge	(10123 + 4)		20.8		
$T_{d(on)}$	Turn-On Delay Time	V_{DD} =50V , V_{GS} =10V , R_{G} =6 Ω , I_{D} =1A (NOTE 3 \cdot 4)		24		
T_r	Rise Time			19.8		nS
$T_{d(off)}$	Turn-Off Delay Time			46		113
T_f	Fall Time			26		
C_{iss}	Input Capacitance			4570		
C _{oss}	Output Capacitance	V_{DS} =25V , V_{GS} =0V , F=1MHz		1180		pF
C_{rss}	Reverse Transfer Capacitance			49		
R_g	Gate resistance	V _{GS} =0V , V _{DS} =0V , F=1MHz		2		Ω

Drain-Source Diode Characteristics and Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Is	Continuous Source Current	V _G =V _D =0V,Force Current			70	Α
I _{SM}	Pulsed Source Current	V _G -V _D -0V, Force Current			140	Α
V_{SD}	Diode Forward Voltage	V_{GS} =0V , I_{S} =1A , T_{J} =25 $^{\circ}$ C			1	V
t _{rr}	Reverse Recovery Time	V _{GS} =0V , I _S =10A ,		61.6		nS
Q_{rr}	Reverse Recovery Charge	dl/dt=100A/us , T _J =25°C		120		nC

NOTES:

- 1. Repetitive Rating: Pulsed width limited by maximum junction temperature.
- 2. V_{DD} =25V, V_{GS} =10V, L=0.1mH, I_{AS} =80A, R_{G} =25 Ω , starting T_{J} =25 $^{\circ}$ C.
- 3. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%.
- 4. Essentially independent of operating temperature.





Characteristics Curves




Fig.1 Continuous Drain Current vs. Tc




Fig.3 Normalized Vth vs. T_J




Fig.5 Normalized Transient Impedance




Fig.2 Normalized RDSON vs. T_J




Fig.4 Gate Charge Characteristics





Fig.6 Maximum Safe Operation Area





Characteristics Curves











Fig.8 Gate Charge Waveform

0.158(4.00)REF

Package Outline Dimensions









PPAK5X6

Dimensions in inches and (millimeters)





LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.