

P-b RoHS

#### **General Description**


These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BV <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>
40 V	4 mΩ (typ.)	70 A

#### Features

- R<sub>DS(ON)</sub>=4mΩ(typ.)@V<sub>GS</sub>=10V
- R<sub>DS(ON)</sub>=5.6mΩ(typ.)@V<sub>GS</sub>=6V
- Reliable and Rugged
- Green Device Available

#### PPAK5X6 Dual Pin Configuration



#### Applications

- Power Management in DC/DC Converters
- SMPS Synchronous Rectification

Symbol	Parameter	Rating	Units
V <sub>DS</sub>	Drain-Source Voltage	40	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
Ι <sub>D</sub>	Drain Current - Continuous	70	А
I <sub>DM</sub>	Drain Current - Pulsed	140	А
Is	Diode Continuous Forward Current	30	А
TJ	Operating Junction Temperature Range	150	°C
T <sub>STG</sub>	Storage Temperature Range	-50 to 150	°C
Marking Code		ND4P0	

Thermal Characteristics				
Symbol	Parameter	Тур.	Max	Unit
$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case		2	°C/W





#### Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)

#### **Off Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	40			V
I <sub>DSS</sub>	Drain-Source Leakage Current	$V_{DS}$ =32V , $V_{GS}$ =0V			1	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	$V_{GS}$ =±20V , $V_{DS}$ =0V			±100	nA

#### **On Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =2A		4.0		mΩ
INDS(ON)	(NOTE 3)	V <sub>GS</sub> =6V , I <sub>D</sub> =2A		5.6		11122
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	2		4	V

#### Dynamic and switching Characteristics (NOTE 4)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Qg	Total Gate Charge			53		
$Q_gs$	Gate-Source Charge	$V_{DS}$ =25V , $V_{GS}$ =10V , $I_{D}$ =14A		11.8		nC
$Q_{gd}$	Gate-Drain Charge			16.2		
T <sub>d(on)</sub>	Turn-On Delay Time			28		
Tr	Rise Time	$V_{DD}$ =15V , $V_{GS}$ =10V , $R_{GEN}$ =1 $\Omega$		21		ns
$T_{d(off)}$	Turn-Off Delay Time	, I <sub>D</sub> =1A		39		115
T <sub>f</sub>	Fall Time			19		
C <sub>iss</sub>	Input Capacitance			3222		
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =20V , V <sub>GS</sub> =0V , F=1MHz		305		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			183		

#### **Drain-Source Diode Characteristics and Ratings**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{SD}$	Diode Forward Voltage (NOTE 3)	V <sub>GS</sub> =0V , I <sub>S</sub> =2A			1.1	V

NOTES :

1. Currentmaybe limit by bonding wire.

2. The  $R_{\theta JC}$  is the sum of the thermal impedance from junction to case and depend on package type.


3. MOS static characteristics test by wafer level.

4. Guaranteed by design, not subject to production testing.




Pb RoHS

#### **Characteristics Curves**










Fig.5 Switching Time Waveform




Fig.2 Normalized RDSON vs. T<sub>J</sub>





Fig.4 Normalized Transient Impedance










#### Package Outline Dimensions



#### PPAK5X6 Dual

Dimensions in inches and (millimeters)





### LEGAL DISCLAIMER

- The product is provided "AS IS" without any guarantees or warranty. In association with the product, Eris Technology Corporation, its affiliates, and their directors, officers, employees, agents, successors and assigns (collectively, the "Eris") makes no warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, of title, or of non-infringement of third party rights.
- The information in this document and any product described herein are subject to change without notice and should not be construed as a commitment by Eris. Eris assumes no responsibility for any errors that may appear in this document.
- Eris does not assume any liability arising out of the application or use of this document or any product described herein, any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Eris and all the companies whose products are represented on Eris website, harmless against all damages.
- No license, express or implied, by estoppels or otherwise, to any intellectual property is granted by this document or by any conduct of Eris. Product name and markings notes herein may be trademarks of their respective owners.
- Eris does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- Should Customers purchase or use Eris products for any unintended or unauthorized application, Customers shall indemnify and hold Eris and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.
- The official text is written in English and the English version of this document is the only version endorsed by Eris. Any discrepancies or differences created in the translations are not binding and have no legal effect on Eris for compliance or enforcement purposes.