

## The Future of Analog IC Technology

# DESCRIPTION

The MPQ8612 is fully integrated high frequency synchronous rectified step-down switch mode converter. It offers very compact solutions to achieve 12A output current from a 3V to 6V input with excellent load and line regulation.

Constant-On-Time (COT) control mode provides fast transient response and eases loop stabilization. The MPQ8612 can operate with a low-cost electrolytic capacitor and can support ceramic output capacitor with external slope compensation.

Operating frequency is programmed by an external resistor and is compensated for variations in  $V_{IN}$ .

Under voltage lockout is internally set at 2.8 V, but can be increased by programming the threshold with a resistor network on the enable pin. The output voltage startup ramp is controlled by the soft start pin. A power good signal indicates the output is within its nominal voltage range.

Full fault protection including OCP, SCP, OVP UVP and OTP is provided by internal comparators.

The MPQ8612 requires a minimum number of readily available standard external components and are available in QFN3X4 packages.

## FEATURES

- 1.5V to 6V Wide Input Range
- 3V to 6V VCC Operating Supply
- 12A Output Current
- Low R<sub>DS</sub>(ON) Internal Power MOSFETs
- Proprietary Switching Loss Reduction
  Technique
- Adaptive COT for Ultrafast Transient Response
- 1% Reference Voltage Over -20°C to +85°C Junction Temperature Range
- Programmable Soft Start Time
- Pre-Bias Start up
- Programmable Switching Frequency from 300kHz to 1MHz.
- Minimum On Time T<sub>ON\_MIN</sub>=60ns Minimum Off Time T<sub>OFF\_MIN</sub>=75ns
- Non-latch OCP, non-latch OVP Protection and Thermal Shutdown
- Output Adjustable from 0.608V to 4.5V

## APPLICATIONS

- Telecom System Base Stations
- Networking Systems
- Server
- Personal Video Recorders
- Flat Panel Television and Monitors
- Distributed Power Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

# **TYPICAL APPLICATION**



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



## **ORDERING INFORMATION**

Part Number*	Package	Top Marking
MPQ8612GL-12	QFN (3x4mm)	MP8612

\* For Tape & Reel, add suffix -Z (e.g. MPQ8612GL-Z);

# PACKAGE REFERENCE





# ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V <sub>IN</sub>	6.5V
V <sub>SW</sub>	0.3V to $V_{IN}$ + 0.3V
V <sub>SW</sub> (30ns)	3V to $V_{IN}$ + 3V
V <sub>IN</sub> -V <sub>SW</sub>	0.3V to $V_{IN}$ + 0.3V
V <sub>IN</sub> -V <sub>SW</sub> (30ns)	3V to V <sub>IN</sub> + 3V
V <sub>BST</sub>	V <sub>SW</sub> + 6V
All Other Pins	
Continuous Power Dissipatio	on (T <sub>A</sub> =+25°) <sup>(2)</sup>
QFN(3x4mm)	2.6W
Junction Temperature	150°C
Lead Temperature	
Storage Temperature	65°C to +150°C

## Recommended Operating Conditions <sup>(3)</sup>

Input Supply Voltage VIN	1.5V to 6V
VCC Supply Voltage V <sub>CC</sub>	3V to 6V
Output Voltage Vout	0.608V to 4.5V
Operating Junction Temp. (T <sub>J</sub> ).	-40°C to +125°C

## Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

QFN (3x4mm) ...... 48 ..... 10 ... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 5V$ ,  $T_J = -40$  to  $+125^{\circ}C$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
Supply Current			-	•			
Supply Current (Shutdown)	lin	$V_{EN} = 0V$		0.001	2	μA	
Supply Current (Quiescent)	lın	V <sub>EN</sub> <b>=</b> 2V, V <sub>FB</sub> = 1V, MPQ8612-12	850	1100	1300	μΑ	
MOSFET	MOSFET						
High-side Switch On Resistance	HS <sub>RDS-ON</sub>	MPQ8612-12, TJ=25°C		10	18	mΩ	
Low-side Switch On Resistance	LSrds-on	MPQ8612-12, T <sub>J</sub> =25°C		7.8	10	mΩ	
Switch Leakage	SWlkg			0.001	5	μA	
Current Limit							
High-side Current Limit	ILIMIT	MPQ8612-12	17	21	26	А	
Timer				•			
One-Shot On Time	ton	R <sub>FREQ</sub> =82kΩ,V <sub>OUT</sub> =1.2V, MPQ8612-12		170		ns	
Minimum Off Time	toff	MPQ8612-12	30	75	150	ns	
Fold back Timer <sup>(5)</sup>	<b>t</b> FOLDBACK	OCP Happens		2.5		μs	
Over-voltage and Under-voltage	Protection						
OVP Threshold	Vovp1		110	120	130	%V <sub>REF</sub>	
OVP Delay <sup>(5)</sup>	t <sub>OVP</sub>			1		μs	
UVP Threshold <sup>(5)</sup>	VUVP			50		$%V_{REF}$	



# ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 5V$ ,  $T_J = -40$  to  $+125^{\circ}C$ , unless otherwise noted.

Parameters Symbol		Condition	Min	Тур	Max	Units	
Reference And Soft Start							
		T <sub>J</sub> = -20°C to +85°C, MPQ8612-12	602	608	614		
Reference voltage	VREF	T <sub>J</sub> = -40°C to +125°C, MPQ8612-12	599	608	617	mV	
Feedback Current	IFB	V <sub>FB</sub> = 608mV		0.001	50	nA	
Soft Start Charging Current	I <sub>SS</sub>	V <sub>SS</sub> =0V	5.5	7.5	9	μA	
Enable And UVLO							
Enable Rising Threshold	EN∨th-Hi		1.4		1.8	V	
Enable Hysteresis	EN∨th-Hy			890		mV	
	I <sub>EN</sub>	$V_{EN} = 2V$	1	1.5	2	- μΑ	
		$V_{EN} = 0V$		0.001			
VCC UVLO						-	
VCC Under Voltage Lockout Threshold Rising	VCC <sub>Vth</sub>		2.3	2.8	2.95	V	
VCC Under Voltage Lockout Threshold Hysteresis	VCC <sub>HYS</sub>			300		mV	
Power Good							
Power Good Rising Threshold	PG <sub>Vth-Hi</sub>		84	90	96	$%V_{REF}$	
Power Good Falling Threshold	PG <sub>Vth-Lo</sub>		63	70	73	%V <sub>REF</sub>	
Power Good Deglitch Timer	PG <sub>Td</sub>	T <sub>SS</sub> =1ms,		1.6	2.2	ms	
Power Good Sink Current Capability	Vpg	Sink 4mA			0.4	V	
Power Good Leakage Current	IPG_LEAK	V <sub>PG</sub> = 3.3V			50	nA	
Thermal Protection							
Thermal Shutdown	T <sub>SD</sub>	Note 5	150	160		°C	
Thermal Shutdown Hysteresis				25		°C	

Note:

5) Guaranteed by design.



# **TYPICAL CHARACTERISTICS**

Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN}=5V$ ,  $V_{CC}=5V$ ,  $V_{OUT}=1.2V$ , L=1.0µH,  $T_A=+25^{\circ}C$ , unless otherwise noted.



www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



# TYPICAL CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section.  $V_{IN}$ =5V,  $V_{CC}$ =5V,  $V_{OUT}$ =1.2V, L=1.0µH,  $T_A$ =+25°C, unless otherwise noted.





Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612-12,  $V_{IN}$ =5V,  $V_{CC}$ =5V,  $V_{OUT}$ =1.2V, L=1.0µH,  $T_A$ =+25°C, unless otherwise noted.





Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612-12,  $V_{IN}$ =5V,  $V_{CC}$ =5V,  $V_{OUT}$ =1.2V, L=1.0µH,  $T_A$ =+25°C, unless otherwise noted.





Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612GL-12,  $V_{IN}$ =5V,  $V_{CC}$ =5V,  $V_{OUT}$ =1.2V, L=1.0µH,  $T_A$ =+25°C, unless otherwise noted.



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612GL-12,  $V_{IN}$ =5V,  $V_{CC}$ =5V,  $V_{OUT}$ =1.2V, L=1.0µH,  $T_A$ =+25°C, unless otherwise noted.



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612GL-12,  $V_{IN}$ =5V,  $V_{CC}$ =5V,  $V_{OUT}$ =1.2V, L=1.0µH,  $T_A$ =+25°C, unless otherwise noted.



# **MPS**

## **PIN FUNCTIONS**

## MPQ8612GL-12

PIN #	Name	Description
1	AGND	Analog ground.
2	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. It is recommended to place the resistor divider as close to FB pin as possible. Vias should be avoided on the FB traces.
3	SS	Soft Start. Connect on external capacitor to program the soft start time for the switch mode regulator.
4	EN	Enable pin. Pull this pin higher than 1.25V to enable the chip. For automatic start-up, connect EN pin to VIN with 100K $\Omega$ resistor. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
5	VCC	External bias supply voltage for driver and control circuits. For 1.5V to 3V input application, provide VCC with separate 3.3V/5V bias supply. For 3V to 6V input application, provide VCC with separate 3.3V/5V bias or tie VCC to VIN with 10ohm resistor. Decouple with a minimum $4.7\mu$ F ceramic capacitor as close to the pin as possible. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.
6	PG	Power good output, and it is high if the output voltage is higher than 90% of the nominal voltage. There is a delay from FB $\ge$ 90% to PGOOD goes high.
7	BST	Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
8-9	GND	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout.
10-11	IN	Supply Voltage. The IN pin supplies power for internal MOSFET and regulator. The MPQ8612 operate from a +3V to +6V input rail. An input capacitor is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.
12	FREQ	Frequency set during CCM operation. A resistor connected between FREQ and IN is required to set the switching frequency. The ON time is determined by the input voltage and the resistor connected to the FREQ pin. IN connect through a resistor is used for line feed-forward and makes the frequency basically constant during input voltage's variation. Recommend a 10pF decoupling capacitor from FREQ to GND.
13-14	SW	Switch Output. Connect this pin to the inductor and bootstrap capacitor. This pin is driven up to the VIN voltage by the high-side switch during the on-time of the PWM duty cycle. The inductor current drives the SW pin negative during the off-time. The on-resistance of the low-side switch and the internal Schottky diode fixes the negative voltage. Use wide PCB traces to make the connection.



# **BLOCK DIAGRAM**



Figure 1—Functional Block Diagram



## **OPERATION**

## **PWM Operation**

The MPQ8612 is fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage ( $V_{FB}$ ) is below the reference voltage ( $V_{REF}$ ), which indicates insufficient output voltage. The ON period is determined by the input voltage and the frequency-set resistor as follows:

$$t_{ON}(ns) = \frac{4.8 \times R_{FREQ}(k\Omega)}{V_{IN}(V) - 0.49}$$
(1)

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when  $V_{FB}$  drops below  $V_{REF}$ . By repeating operation this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in its OFF state to minimize the conduction loss. There will be a dead short between input and GND if both HS-FET and LS-FET are turned on at the same time. It's called shoot-through. In order to avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

#### Heavy-Load Operation



Figure 2—Heavy Load Operation

When the output current is high and the inductor current is always above zero amps, it is called continuous-conduction-mode (CCM). The CCM mode operation is shown in Figure 2. When  $V_{FB}$  is

below  $V_{REF}$ , HS-MOSFET is turned on for a fixed interval which is determined by one- shot ontimer as equation 1 shown. When the HS-MOSFET is turned off, the LS-MOSFET is turned on until next period.

In CCM mode operation, the switching frequency is fairly constant and it is called PWM mode.

#### **Light-Load Operation**

With the load decreasing, the inductor current decreases too. When the inductor current touches zero, the operation is transited from continuous-conduction-mode (CCM) to discontinuous-conduction-mode (DCM).

The light load operation is shown in Figure 3. When V<sub>FB</sub> is below V<sub>REF</sub>, HS-MOSFET is turned on for a fixed interval which is determined by one- shot on-timer as equation 1 shown. When the HS-MOSFET is turned off, the LS-MOSFET is turned on until the inductor current reaches zero. In DCM operation, the V<sub>FB</sub> does not reach V<sub>REF</sub> when the inductor current is approaching zero. The driver of LS-FET turns into tri-state (high Z) whenever the inductor current reaches zero. A current modulator takes over the control of LS-FET and limits the inductor current to less than -1mA. Hence, the output capacitors discharge slowly to GND through LS-FET. As a result, the efficiency at light load condition is greatly improved. At light load condition, the HS-FET is not turned ON as frequently as at heavy load condition. This is called skip mode.

At light load or no load condition, the output drops very slowly and the MPQ8612 reduce the switching frequency naturally and then high efficiency is achieved at light load.







As the output current increases from the light load condition, the time period within which the current modulator regulates becomes shorter. The HS-FET is turned ON more frequently. Hence, the switching frequency increases correspondingly. The output current reaches the critical level when the current modulator time is zero. The critical level of the output current is determined as follows:

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{SW} \times V_{IN}}$$
(2)

It turns into PWM mode once the output current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range.

### Switching Frequency

The selection of switching frequency is a tradeoff between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and capacitance to maintain low output voltage ripple.

For MPQ8612, the on time can be set using FREQ pin, then the frequency is set in steady state operation at CCM mode.

Adaptive constant-on-time (COT) control is used in MPQ8612 and there is no dedicated oscillator in the IC. Connect FREQ pin to IN pin through resistor  $R_{FREQ}$  and the input voltage is feedforwarded to the one-shot on-time timer through the resistor  $R_{FREQ}$ . When in steady state operation at CCM, the duty ratio is kept as  $V_{OUT}/V_{IN}$ . Hence the switching frequency is fairly constant over the input voltage range. The switching frequency can be set as follows:

$$f_{SW}(kHz) = \frac{10^{\circ}}{\frac{4.8 \times R_{FREQ}(k\Omega)}{V_{IN}(V) - 0.49} \times \frac{V_{IN}(V)}{V_{OUT}(V)} + t_{DELAY}(ns)}$$
(3)

Where  $T_{\text{DELAY}}$  is the comparator delay. It's about 40ns.

Generally, the MPQ8612 is set for 300kHz to 1MHz application. It is optimized to operate at high switching frequency with high efficiency. High switching frequency makes it possible to utilize small sized LC filter components to save system PCB space.

### Jitter and FB Ramp Slope

Figure 4 and Figure 5 show jitter occurring in both PWM mode and skip mode. When there is noise in the V<sub>FB</sub> downward slope, the ON time of HS-FET deviates from its intended location and produces jitter. It is necessary to understand that there is a relationship between a system's stability and the steepness of the V<sub>FB</sub> ripple's downward slope. The slope steepness of the V<sub>FB</sub> ripple dominates in noise immunity. The magnitude of the V<sub>FB</sub> ripple doesn't affect the noise immunity directly.



## Figure 5—Jitter in Skip Mode

## Ramp with Large ESR Capacitor

In the case of POSCAP or other types of capacitor with lager ESR is applied as output capacitor, the ESR ripple dominates the output ripple, and the slope on the FB is quite ESR related. Figure 6 shows an equivalent circuit in PWM mode with the HS-FET off and without an external ramp circuit. Turn to application information section for design steps with large ESR capacitors.





# Figure 6—Simplified Circuit in PWM Mode without External Ramp Compensation

To realize the stability when no external ramp is applied, usually the ESR value should be chosen as follow:

$$R_{ESR} \ge \frac{\frac{t_{SW}}{0.7 \times \pi} + \frac{t_{ON}}{2}}{C_{OUT}}$$
(4)

 $T_{SW}$  is the switching period.

#### Ramp with Small ESR Capacitor

When the output capacitors are ceramic ones, the ESR ripple is not high enough to stabilize the system, and external ramp compensation is needed. Skip to application information section for design steps with small ESR caps.



# Figure 7—Simplified Circuit in PWM Mode with External Ramp Compensation

In PWM mode, an equivalent circuit with HS-FET off and the use of an external ramp compensation circuit (R4, C4) is simplified in Figure 7. The external ramp is derived from the inductor ripple current. If one chooses C4, R9, R1 and R2 to meet the following condition:

$$\frac{1}{2\pi \times f_{SW} \times C_4} < \frac{1}{20} \times \left(\frac{R_1 \times R_2}{R_1 + R_2} + R_9\right)$$
(5)

Where:

$$I_{R4} = I_{C4} + I_{FB} \approx I_{C4}$$
 (6)

And the ramp on the  $V_{\mbox{\scriptsize FB}}$  can then be estimated as:

$$V_{RAMP} = \frac{V_{IN} - V_{O}}{R_{4} \times C_{4}} \times t_{ON} \times \left(\frac{R_{1} //R_{2}}{R_{1} //R_{2} + R_{9}}\right)$$
(7)

The downward slope of the  $V_{\text{FB}}$  ripple then follows:

$$V_{\text{SLOPE1}} = \frac{V_{\text{RAMP}}}{t_{\text{off}}} = \frac{-V_{\text{OUT}}}{R_4 \times C_4}$$
(8)

As can be seen from equation 8, if there is instability in PWM mode, we can reduce either R4 or C4. If C4 can not be reduced further due to limitation from equation 5, then we can only reduce R4. For a stable PWM operation, the  $V_{slope1}$  should be design follow equation 9.

$$-V_{\text{SLOPE1}} \ge \frac{\frac{t_{\text{SW}}}{0.7 \times \pi} + \frac{t_{\text{ON}}}{2} - R_{\text{ESR}} \times C_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times V_{\text{OUT}} + \frac{0.7 \times I_{\text{O}} \times 10^{-3}}{t_{\text{sw}} - t_{\text{on}}}$$
(9)

Where Io is the load current.

In skip mode, the downward slope of the  $V_{FB}$  ripple is almost same whether the external ramp is used or not. Fig.8 shows the simplified circuit of the skip mode when both the HS-FET and LS-FET are off.



#### Figure 8—Simplified Circuit in skip Mode

The downward slope of the  $V_{\text{FB}}$  ripple in skip mode can be determined as follows:

$$V_{SLOPE2} = \frac{-V_{REF}}{[(R_1 + R_2)//R_0] \times C_{OUT}}$$
(10)

Where Ro is the equivalent load resistor.

As described in Fig.5,  $V_{\text{SLOPE2}}$  in the skip mode is lower than that is in the PWM mode, so it is reasonable that the jitter in the skip mode is

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



larger. If one wants a system with less jitter during ultra light load condition, the values of the  $V_{FB}$  resistors should not be too big, however, that will decrease the light load efficiency.

## Soft Start/Stop

The MPQ8612 employs soft start/stop (SS) mechanism to ensure smooth output during power up and power down.

When the EN pin becomes high, an internal current source ( $8\mu$ A) charges up the SS capacitor C6. The SS capacitor voltage takes over the REF voltage to the PWM comparator. The output voltage smoothly ramps up with the SS voltage. Once the SS voltage reaches the same level as the REF voltage, it keeps ramping up while V<sub>REF</sub> takes over the PWM comparator. At this point, the soft start finishes and it enters into steady state operation.

When the EN pin is pulled to low, the SS CAP voltage is discharged through an 8uA internal current source. Once the SS voltage reaches REF voltage, it takes over the PWM comparator. The output voltage will decrease smoothly with SS voltage until zero level. The SS capacitor value can be determined as follows:

$$C_{SS}(nF) = \frac{t_{SS}(mS) \times I_{SS}(\mu A)}{V_{REF}}$$
(11)

If the output capacitors have large capacitance value, it's not recommended to set the SS time too small. Otherwise, it's easy to hit the current limit during SS. A minimum value of 4.7nF should be used if the output capacitance value is larger than  $330\mu$ F.

## **Pre-Bias Startup**

If the output is pre-biased to a certain voltage during startup, the MPQ8612 will disable the switching of both high-side and low-side switches until the voltage on the internal soft-start capacitor exceeds the sensed output voltage at the FB pin.

## Power Good (PG)

The MPQ8612 has power-good (PG) output. It can be connected to  $V_{CC}$  or other voltage source through a resistor (e.g. 100k). When the MPQ8612 is powered on and FB voltage reaches

above 90% of REF voltage, the PG pin is pulled high.

When the FB voltage drops to 70% of REF voltage or the part is not powered on, the PG pin will be pulled low.

## **Over-Current Protection (OCP)**

The MPQ8612 enters over-current protection mode when the inductor current hits the current limit, and tries to recover from over-current fault with hiccup mode. That means in over-current protection, the chip will disable output power stage, discharge soft-start capacitor and then automatically try to soft-start again. If the overcurrent condition still holds after soft-start ends, the chip repeats this operation cycle till overcurrent disappears and output rises back to regulation level. The MPQ8612 also operates in hiccup mode when short circuit happens.

## Over/Under –Voltage Protection (OVP/UVP)

The MPQ8612 has non-latching over voltage protection. It monitors the output voltage through a resistor divider feedback (FB) voltage to detect over-voltage on the output. When the FB voltage is higher than 120% of the REF voltage (0.608V), the LS-FET will be turned on while the HS-FET will be off. The LS-FET keeps on until it hits the negative current limit and turns off for 100ns. If over voltage condition still holds, the chip repeats this operation cycle till the FB voltage drops below 110% of the REF voltage.

When the FB voltage is below 50% of the REF voltage (0.608V), it is recognized as undervoltage (UV). Usually, UVP accompanies a hit in current limit and results in OCP.

## **Configuring the EN Control**

The EN pin provides electrical on/off control of the device. Set EN high to turn on the regulator and low to turn it off. Do not float this pin.

For automatic start-up, the EN pin can be pulled up to input voltage through a resistive voltage divider. Choose the values of the pull-up resistor ( $R_{UP}$  from VIN pin to EN pin) and the pull-down resistor ( $R_{DOWN}$  from EN pin to GND) to determine the automatic start-up voltage:

$$V_{\text{IN-START}} = 1.4 \times \frac{R_{\text{UP}} + R_{\text{DOWN}}}{R_{\text{DOWN}}}$$
(12)

MPQ8612 Rev. 1.31 9/11/2020



For example, for  $R_{UP}$  =100k $\Omega$  and  $R_{DOWN}$  =51k $\Omega$ , the  $V_{IN-START}$  is set at 4.15V.

To avoid noise, a 10nF ceramic capacitor from EN to GND is recommended.

There is an internal zener diode on the EN pin, which clamps the EN pin voltage to prevent it from running away. The maximum pull up current assuming a worst case 6V internal zener clamp should be less than 1mA. Therefore, when EN is driven by an external logic signal, the EN voltage should be lower than 6V; when EN is connected with VIN through a pull-up resistor or a resistive voltage divider, the resistance selection should ensure the maximum pull up current less than 1mA.

If using a resistive voltage divider and VIN higher than 6V, the allowed minimum pull-up resistor  $R_{UP}$  should meet the following equation:

$$\frac{V_{IN}(V) - 6}{R_{UP}(k\Omega)} - \frac{6}{R_{DOWN}(k\Omega)} < 1(mA)$$
(13)

As a result, when just the pull-up resistor  $R_{UP}$  is applied, the  $V_{IN-START}$  is determined by input UVLO. The value of  $R_{UP}$  can be get as:

$$R_{\text{UP}}(k\Omega) > \frac{V_{\text{IN}}(V) - 6}{1(mA)} \tag{14}$$

A typical pull-up resistor is  $100k\Omega$ .

#### **UVLO** protection

The MPQ8612 has under-voltage lock-out protection (UVLO). When the VCC voltage is higher than the UVLO rising threshold voltage, the MPQ8612 will be powered up. It shuts off when the VCC voltage is lower than the UVLO

falling threshold voltage. This is non-latch protection.

The MPQ8612 is disabled when the VCC voltage falls below its UVLO falling threshold (2.45V). If an application requires a higher under-voltage lockout (UVLO), use the EN pin as shown in Figure 9 to adjust the input voltage UVLO by using two external resistors. It is recommended to use the enable resistors to set the UVLO falling threshold ( $V_{STOP}$ ) above 2.8 V. The rising threshold ( $V_{START}$ ) should be set to provide enough hysteresis to allow for any input supply variations.



Figure 9—Adjustable UVLO

#### Thermal Shutdown

Thermal shutdown is employed in the MPQ8612. The junction temperature of the IC is internally monitored. If the junction temperature exceeds the threshold value (minimum 150°C), the converter shuts off. This is a non-latch protection. There is about 25°C hysteresis. Once the junction temperature drops to about 125°C, it initiates a soft startup.



## **APPLICATION INFORMATION**

#### Setting the Output Voltage-Large ESR Caps

For applications that electrolytic capacitor or POS capacitor with a controlled output of ESR is set as output capacitors. The output voltage is set by feedback resistors R1 and R2. As figure 10 shows.



Figure 10—Simplified Circuit of POS Capacitor

First, choose a value for R2. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive. It is recommended to choose a value within  $5k\Omega$ - $100k\Omega$  for R2, using a comparatively larger R2 when V<sub>OUT</sub> is low, and a smaller R2 when V<sub>OUT</sub> is high. Then R1 is determined as follow with the output ripple considered:

$$R_{1} = \frac{V_{OUT} - \frac{1}{2} \times \Delta V_{OUT} - V_{REF}}{V_{REF}} \times R_{2}$$
(15)

 $\Delta V_{\mbox{\tiny OUT}}$  is the output ripple determined by equation 21.

#### Setting the Output Voltage-Small ESR Caps



#### Figure 11—Simplified Circuit of Ceramic Capacitor

When low ESR ceramic capacitor is used in the output, an external voltage ramp should be added to FB through resistor R4 and capacitor C4.The output voltage is influenced by ramp voltage  $V_{RAMP}$  besides resistor divider as shown

in Figure 11. The V<sub>RAMP</sub> can be calculated as shown in equation 7. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive. It is recommended to choose a value within  $5k\Omega$ -100k $\Omega$  for R2, using a comparatively larger R2 when V<sub>OUT</sub> is low, and a smaller R2 when V<sub>OUT</sub> is high. And the value of R1 then is determined as follow:

$$R_{1} = \frac{R_{2}}{\frac{V_{FB(AVG)}}{V_{OUT} - V_{FB(AVG)}} - \frac{R_{2}}{R_{4} + R_{9}}}$$
(16)

The V<sub>FB(AVG)</sub> is the average value on the FB. V<sub>FB(AVG)</sub> varies with the Vin, Vo, and load condition, etc.. Its value on the skip mode would be lower than that of the PWM mode, which means the load regulation is strictly related to the V<sub>FB(AVG)</sub>. Also the line regulation is related to the V<sub>FB(AVG)</sub>, if one wants to gets a better load or line regulation, a lower V<sub>RAMP</sub> is suggested once it meets equation 9.

For PWM operation,  $V_{\text{FB}(\text{AVG})}$  value can be deduced from equation 17.

$$V_{FB(AVG)} = V_{REF} + \frac{1}{2} \times V_{RAMP} \times \frac{R_1 //R_2}{R_1 //R_2 + R_9}$$
 (17)

Usually, R9 is set to  $0\Omega$ , and it can also be set following equation 18 for a better noise immunity. It should be set to be 5 timers smaller than R1//R2 to minimize its influence on Vramp.

$$R_{9} \leq \frac{1}{10} \times \frac{R_{1} \times R_{2}}{R_{1} + R_{2}}$$
(18)

Using equation 16 and 17 to calculate the output voltage can be complicated. To simplify the calculation of R1 in equation 16, a DC-blocking capacitor Cdc can be added to filter the DC influence from R4 and R9. Figure 12 shows a simplified circuit with external ramp compensation and a DC-blocking capacitor. With this capacitor, R1 can easily be obtained by using equation 19 for PWM mode operation.

$$R_{1} = \frac{V_{OUT} - V_{REF} - \frac{1}{2} \times V_{RAMP}}{V_{REF} + \frac{1}{2} \times V_{RAMP}} \times R_{2}$$
(19)

Cdc is suggested to be at least 10 times larger than C4 for better DC blocking performance, and



should be not larger than 0.47uF considering start up performance. In case one wants to use larger Cdc for a better FB noise immunity,combined with reduced R1 and R2 to limit the Cdc in a reasonable value without affecting the system start up. Be noted that even when the Cdc is applied, the load and line regulation are still Vramp related.



Figure 12—Simplified Circuit of Ceramic Capacitor with DC blocking capacitor

### **Input Capacitor**

The input current to the step-down converter is discontinuous. Therefore, a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance. In the layout, it's recommended to put the input capacitors as close to the IN pin as possible.

The capacitance varies significantly over temperature. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable over temperature.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated as follows:

$$I_{\text{CIN}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})}$$
(20)

The worst-case condition occurs at  $V_{\text{IN}} = 2V_{\text{OUT}}$ , where:

$$I_{CIN} = \frac{I_{OUT}}{2}$$
 (21)

For simplification, choose the input capacitor whose RMS current rating is greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is input voltage ripple requirement in the system design, choose the input capacitor that meets the specification The input voltage ripple can be estimated as follows:

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}}}{f_{\text{SW}} \times C_{\text{IN}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(22)

The worst-case condition occurs at VIN = 2VOUT, where:

$$\Delta V_{\rm IN} = \frac{1}{4} \times \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}}$$
(23)

#### **Output Capacitor**

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}})$$
(24)

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(25)

The output voltage ripple caused by ESR is very small. Therefore, an external ramp is needed to stabilize the system. The external ramp can be generated through resistor R4 and capacitor C4 following equation 5, 8 and 9.

In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. The ramp voltage generated from the ESR is high enough to stabilize the system. Therefore, an external ramp is not needed. A minimum ESR value around  $12m\Omega$  is required to ensure stable operation of the converter. For simplification, the output ripple can be approximated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
(26)

#### Inductor

The inductor is required to supply constant current to the output load while being driven by the switching input voltage. A larger value



inductor will result in less ripple current and lower output ripple voltage. However, a larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductor value is to allow the peak-to-peak ripple current in the inductor to be approximately 10~30% of the maximum output current. Also, make sure that the peak inductor current is below the current limit of the device. The inductance value can be calculated as:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (27)

Where  $\Delta I_{L}$  is the peak-to-peak inductor ripple current.

Choose an inductor that will not saturate under the maximum inductor peak current. The peak inductor current can be calculated as:

$$I_{\text{LP}} = I_{\text{OUT}} + \frac{V_{\text{OUT}}}{2 \times f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}})$$
(28)

The inductors listed in Table 1 are highly recommended for the high efficiency they can provide.

Part Number	Manufacturer	Inductance (µH)	DCR (mΩ)	Current Rating (A)	Dimensions L x W x H (mm³)	Switching Frequency (kHz)
FDU1250C-R50M	TOKO	0.50	1.3	46.3	13.3 x 12.1 x5	1000
FDU1250C-R56M	TOKO	0.56	1.6	42.6	13.3 x 12.1 x5	800-1000
FDU1250C-R75M	ТОКО	0.75	1.7	32.7	13.3 x 12.1 x5	600-800
FDU1250C-1R0M	TOKO	1.0	2.2	31.3	13.3 x 12.1 x5	600

### Table 1—Inductor Selection Guide

#### **Typical Design Parameter Tables**

The following tables include recommended component values for typical output voltages (1.0V, 1.2V, 1.8V, 3.3V) and switching frequencies (600kHz, 800kHz, and 1MHz). Refer to Tables 2-4 for design cases without external ramp compensation and Tables 5-7 for design cases with external ramp compensation. External ramp is not needed when high-ESR capacitors, such as electrolytic or POSCAPs are used. External ramp is needed when low-ESR capacitors, such as ceramic capacitors are used. For cases not listed in this datasheet, a calculator in excel spreadsheet can also be requested through a local sales representative to assist with the calculation.

	1 abio 1 0001 : 000ap, 000iain, 01ia						
V <sub>оит</sub> (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)			
1.0	1.0	19.8	30	300			
1.2	1.0	29.4	30	365			
1.5	1.0	29.4	20	453			
1.8	1.0	39.2	20	549			
3.3	1.0	44.2	10	1000			

Table 2—C<sub>OUT</sub>-Poscap, 600kHz, 5V<sub>IN</sub>

Table 3—Cout-Poscap, 800kHz, 5VIN

V <sub>оит</sub> (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)
1.0	0.75	20	30	210
1.2	0.75	20	20	270
1.5	0.75	30	20	330
1.8	0.75	39	20	499
3.3	0.75	44.2	10	750

Table 5—Cout-Ceramic, 600kHz, 5VIN

V <sub>оит</sub> (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)
1.0	1.0	21	30	240	470	309
1.2	1.0	33	30	220	470	365
1.5	1.0	51	30	330	390	464
1.8	1.0	45	20	270	470	549
3.3	1.0	62	10	160	680	953

Table 6—Cout-Ceramic, 800kHz, 5VIN							
lout	L	R1	R2	R4	C4	R7	
(V)	(µH)	(kΩ)	(kΩ)	(kΩ)	(pF)	(kΩ)	

1.1		(/	(/	(/	NF - 7	(/
1.0	0.75	21	30	200	470	226
1.2	0.75	34	30	200	470	270
1.5	0.75	34	20	220	470	324
1.8	0.75	47.5	20	225	470	402
3.3	0.75	57.6	10	200	560	750

۱



## **TYPICAL APPLICATION**





MPQ8612GL- 12, V<sub>IN</sub>=5V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>= 12A, f<sub>sw</sub>=600kHz



Figure 14 — Typical Application Circuit with Low ESR Ceramic Capacitor MPQ8612GL- 12, V<sub>IN</sub>=5V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>= 12A, f<sub>SW</sub>=600kHz



Figure 15 — Typical Application Circuit with Low ESR Ceramic Capacitor and DC-Blocking Capacitor.

 $MPQ8612GL-12, V_{\text{IN}}{=}5V, V_{\text{OUT}}{=}1.2V, I_{\text{OUT}}{=}12A, f_{\text{SW}}{=}600kHz$ 



# LAYOUT RECOMMENDATION

- 1. Four-layer layout is strongly recommended to achieve better thermal performance.
- 2. Place at least 9 vias (10/20mil hole/diameter size) right beneath the IC to get best decoupling effect.
- 3. Place 10 or more vias (10/25mil hole/diameter size) each for input and GND copper next to the VIN and PGND pin to improve the thermal performance.
- 4. A 22uF (1206/1210) input cap C1B is required on bottom layer, right beneath the VIN/PGND vias to get best input decoupling effect.
- 5. If VIN/PGND vias is not allowed beneath the IC, a 22uF input cap with 1206/1210 package (C1C) is required on the Top layer as Figure17, connecting to VIN and PGND copper directly, within 2mm of the IC edge.
- 6. A solid PGND layer is required to place on the first inner layer, right below the IC layer.
- 7. The high current paths (GND, IN, and SW) should be placed very close to the device with short, direct and wide traces.
- 8. VCC decoupling capacitor (C5) should be as close to the VCC pin as possible, connect its GND net to PGND copper.
- Connect all AGND signals together to AGND pin at first, then Kelvin connect AGND to PGND near the VCC decoupling capacitor(C5) GND pad on Top layer. Keep AGND trace 20mil or wider.
- 10. The external feedback resistors should be placed next to the FB pin. Make sure that there is no via on the FB trace and away from the switching node SW.
- 11. Keep the BST voltage path (BST, C3, Rbst and SW) as short as possible.
- 12. Keep the Vout sense trace away from noise signal, such as SW, VIN, etc. Put the Vout sense point to a stable, quiet output point close to Vout cap.





Figure 16—PCB LAYOUT





QFN (3mmx4mm)

# **PACKAGE INFORMATION**



TOP VIEW



SIDE VIEW



**BOTTOM VIEW** 



**RECOMMENDED LAND PATTERN** 

## NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.



#### **Revision History**

Revision #	Revision date	Description	Pages Updated
R1.31	8/27/2020	Remove all information about MPQ8612GR-16 and MPQ8612GR-20	ALL PAGES

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.