MP8638



DESCRIPTION

The MP8638 is a fully integrated, high-frequency, synchronous, rectified, step-down switch-mode converter. It offers an ultra-compact solution that can achieve up to 12A of continuous output current (I_{OUT}), with an adjustable current limit (I_{LIMT}).

MPS's proprietary switching loss reduction technique and internal, low on resistance power MOSFETs allow the device to operate at high efficiency across the entire I_{OUT} load range.

Adaptive constant-on-time (COT) control mode provides fast transient response and eases loop stabilization. The DC auto-tune loop and remote differential sense provides good load and line regulation.

Full protection features include over-current protection (OCP), over-voltage protection (OVP), under-voltage protection (UVP), and thermal shutdown.

The MP8638 requires a minimal number of standard external components, and is available in a QFN-16 (3mmx3mm) package.

FEATURES

- Wide 4.5V to 16V Operating Input Voltage (V_{IN}) Range
- 100µA Low Quiescent Current (I_Q)
- 12A Continous Output Current (I_{OUT})
- Adjustable Current Limit (ILIMT)
- Selectable Switching Frequency (f_{SW})
- Selectable External and Internal 3V3 Power Supply
- Adaptive Constant-On-Time (COT) Control for Fast Transient Response
- DC Auto-Tune Loop and Remote
 Differential Sense
- Low R_{DS(ON)} Internal Power MOSFETs
- Proprietary Switching Loss Reduction Technique
- Stable with POSCAP and Ceramic Output Capacitors
- 1% Reference Voltage (V_{REF})
- Internal Soft Start (SS)
- Output Discharge
- Over-Current Protection (OCP), Over-Voltage Protection (OVP), Under-Voltage Protection (UVP), and Thermal Shutdown
- Available in a QFN-16 (3mmx3mm) Package


APPLICATIONS


- Telecommunication Systems
- Networking Systems
- Servers, Cloud Computing, and Storage
- General-Purpose Point-of-Load (POL) Systems
- Base Stations
- 12V Distribution Power Systems
- High-End Televisions
- Game Consoles and Graphic Cards

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.



TYPICAL APPLICATION







ORDERING INFORMATION


Part Number*	Package	Package Top Marking	
MP8638GQ	QFN-16 (3mmx3mm)	See Below	1

* For Tape & Reel, add suffix -Z (e.g. MP8638GQ-Z).

TOP MARKING

BZGY LLLL

BZG: Product code of the MP8638GQ Y: Year code LLLL: Lot number



PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	VIN	Input voltage. The VIN pin supplies power to the internal MOSFET and converter. The MP8638 operates from a 4.5V to 16V input rail. An input capacitor (C_{IN}) is required to decouple the input rail. Use wide PCB traces and multiple vias to make the VIN connection.
2, 4, 5, 6, 7	PGND	Power ground. Use wide PCB traces and multiple vias to make the PGND connection.
3	3V3	3V3 VCC. If the MODE2 voltage (V_{MODE2}) is equal to the input voltage (V_{IN}), then connect the 3V3 pin to an external 3V3 supply to improve efficiency. If V_{MODE2} is 0V, then the 3V3 VCC logic is powered by the IC. Place a 1µF decoupling capacitor close to the 3V3 and AGND pins. It is recommended to form an RC filter.
8	NC	Not connected.
9	SW	Switch output. Connect the SW pin to the inductor and bootstrap (BST) capacitor (C_{BST}). If the HS-FET is on, then SW is connected to VIN. If the LS-FET is on, then SW is connected to PGND. Use short and wide PCB traces to make the SW connection. SW is noisy, and should be routed away from sensitive traces.
10	BST	Bootstrap. Connect a capacitor between the SW and BST pins to form a floating supply across the high-side MOSFET (HS-FET) driver.
11	CLM	Adjustable current limit. Connect the CLM and PGND pins via a resistor to select the current limit (ILIMIT) (7A, 10A, 13A, or 16A).
12	PG	Power good output. The PG pin is an open-drain signal. If the output voltage (V_{OUT}) is within its nominal range, then PG is pulled high.
13	FB	Feedback. V _{OUT} is set via an external resistor divider connected between the output and PGND (tapped to the FB pin). Place the resistor divider as close to FB as possible. Do not place vias on the FB traces.
14	MODE1	Mode selection 1. The MODE1 pin selects the V_{OUT} range and the switching frequency (fsw).
15	EN	Enable. The EN pin is a digital input that enables and disables the converter. Pull EN high to turn the converter on; pull EN low to turn it off.
16	MODE2	Mode selection 2. The MODE2 pin selects the external and internal VCC power supply. Connect the MODE2 and PGND pins to select the internal VCC supply. Connect the MODE2 and VIN pins to select the external 3V3 supply. Do not float MODE2.

ABSOLUTE MAXIMUM RATINGS (1)

Input voltage (VIN)	18V
V _{SW} (DC)	1V to V _{IN} + 0.3V
V _{SW} (25ns)	3.6V to V _{IN} + 4V ⁽²⁾
V _{BST}	V _{SW} + 4.5V
V _{MODE2}	
All other pins	0.3V to +4.5V
Continuous power dissipation	
QFN-16 (3mmx3mm)	2.3W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	

Recommended Operating Conditions ⁽⁴⁾

Input voltage (V _{IN})	4.5V to 16V
Supply voltage (V _{cc})	3.15V to 3.5V
Output voltage (VOUT)	0.6V to 5.5V
Operating junction temp (T _J)	40°C to +125°C

Thermal Resistance ⁽⁵⁾ θ_{JA} θ_{JC}

QFN-16 (3mmx3mm)..... 55...... 13... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) Measured using a differential oscilloscope probe.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the device to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$, $V_{3V3} = 3.3V$, $T_J = 25^{\circ}C$, $R_{MODE1} = 0\Omega$, $V_{MODE2} = V_{IN}$, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Supply Current (External 3V3)					
3V3 supply current	I_{3V3}			115	150	μA
3V3 shutdown current	I _{3V3_SD}	$V_{EN} = 0V$, no load, $V_{MODE2} = V_{IN}$			2	μΑ
Supply Current (Internal)						
Input current	l _{in}	$V_{\text{EN}} = 3V, V_{\text{FB}} = 0.62V,$ $V_{\text{MODE2}} = 0V$		135	170	μA
Shutdown current	I _{IN_SD}	$V_{EN} = 0V$, no load, $V_{MODE2} = 0V$			1	μA
MOSFETs						
High-side MOSFET (HS-FET) on resistance	Rds(on)_Hs	$T_J = 25^{\circ}C$		11		mΩ
Low-side MOSFET (LS-FET) on resistance	Rds(on)_ls	$T_J = 25^{\circ}C$		6		mΩ
Switch leakage	Isw_lkg	$V_{EN} = 0V, V_{SW} = 0V$		0	1	μA
Current Limit				1	1	1
		$R_{CLM} = 0\Omega$		7		Α
LS-FET valley current limit	ILIMIT	$R_{CLM} = 90k\Omega$	8.5	10	11.5	Α
		$R_{CLM} = 150 k\Omega$		13		Α
		R _{CLM} = float		16		Α
Switching Frequency and Mir	nimum Off Ti	me				
Curitabing fragmanau		$R_{MODE1} = 0\Omega$		700		kHz
Switching frequency	fsw	$R_{MODE1} = 90k\Omega$		1000		kHz
Constant on timor	4	$V_{IN} = 5V$, $V_{OUT} = 1.48V$, $R_{MODE1} = 0\Omega$	400	480	560	ns
Constant on-timer	ton	$V_{IN} = 5V$, $V_{OUT} = 1.48V$, $R_{MODE1} = 90k\Omega$	250	325	400	ns
Minimum on time ⁽⁶⁾	ton_min			40		ns
Minimum off time (6)	t _{OFF_MIN}			150		ns
Over-Voltage Protection (OVF) and Unver	-Voltage Protection (UVP)				
OVP threshold	Vovp		125	130	135	% of V _{REF}
UVP1 threshold	VUVP1		70	75	80	% of V _{REF}
UVP1 foldback timer (6)	tuvp1			30		μs
UVP2 threshold	VUVP2		50	55	60	% of V _{REF}
Reference, Soft Start, and So	ft Shutdown					
Reference voltage	V_{REF}	Vout < 3V Vout > 3V	594 1.78	600 1.8	606 1.82	mV V
Feedback current	lfв	$V_{FB} = 0.62v$, $V_{RMODE} = 0V$		10	50	nA
Soft-start time	tss	EN is pulled up to PG	1.6	2.1	2.6	ms
MODE1		· · ·				
MODE1 current	I _{MODE1}		9	10	11	μA
MODE2	-			•	•	
MODE2 low voltage	VMODE2_LOW				0.3	V
MODE2 high voltage	V _{MODE2_HIGH}		1.5			V



ELECTRICAL CHARACTERISTICS (continued)

$V_{IN} = 12V, V_{3V3} = 3.3V, T_J = 25^{\circ}C, R_{MODE1} = 0\Omega, V_{MODE2} = V_{IN}, unless otherwise noted.$


Parameters	Symbol	Condition	Min	Тур	Max	Units
Enable (EN) and Under-Vol	tage Lockout (U	VLO) Protection				
EN rising threshold	V _{EN_RISING}		1.1	1.2	1.3	V
EN hysteresis	V _{EN_HYS}			110		mV
		$V_{EN} = 2V$			5	
EN current	I _{EN}	$V_{EN} = 0V$			1	μA
VCC UVLO rising threshold	Vcc_uvlo_rising		2.7	2.9	3.1	V
VCC UVLO hysteresis	Vcc_uvlo_hys			200		mV
VIN UVLO rising threshold	VIN_UVLO_RISING			4.05	4.4	V
VIN UVLO hysteresis	VIN_UVLO_HYS			300		mV
VCC Regulator						
VCC voltage	Vcc	$V_{MODE2} = 0V$	3.35	3.535	3.7	V
VCC load regulation	V _{CC_REG}	$V_{MODE2} = 0V, I_{CC} = 5mA$		5		%
Power Good (PG)						
V _{PG} rising (good)	Vpg_rising_good	V _{FB} rising		95		% of V _{FB}
V _{PG} falling (fault)	Vpg_falling_ fault	V _{FB} falling		90		% of V _{FB}
V _{PG} rising (fault)	Vpg_rising_fault	V _{FB} rising		115		% of V _{FB}
V _{PG} falling (good)	Vpg_falling_good	V_{FB} falling		105		% of V _{FB}
PG low to high delay	t _{DELAY_PG}			200	300	μs
EN low to PG low delay	tDELAY_PG/EN_LOW				12	μs
PG sink current capability	Vpg	4mA sink			0.4	V
Thermal Protection						
Thermal shutdown (6)	T _{SD}			155		°C
Thermal shutdown hysteresis ⁽⁶⁾	T _{SD_HYS}			25		°C


Note:

6) Guaranteed by design.

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 12V$, $V_{OUT} = 5V$, L = 1.5µH, DCR = 10m Ω , $f_{SW} = 700$ kHz, DCM, $I_{LIMIT} = 16A$, $T_J = 25^{\circ}$ C, unless otherwise noted.





MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

Vin=12V Vin=8.4V

Vin=6V

10

10

1

1

8


10


12

6

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 5V, L = 1.5µH, DCR = 10m Ω , f_{SW} = 700kHz, DCM, I_{LIMIT} = 16A, T_J = 25°C, unless otherwise noted.






MP8638 Rev. 1.0 7/13/2022


MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{OUT} = 5V$, L = 1.5µH, DCR = 10m Ω , $f_{SW} = 700$ kHz, DCM, $I_{LIMIT} = 16A$, $T_J = 25^{\circ}$ C, unless otherwise noted.




PG Start-Up through EN



VIN = 12V, VOUT = 5V, IOUT = 5A, fsw = 700kHz,


PG Shutdown through EN

VIN = 12V, VOUT = 5V, IOUT = 5A, fsw = 700kHz, $L = 1.5 \mu H$



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 5V, L = 1.5µH, DCR = 10m Ω , f_{SW} = 700kHz, DCM, I_{LIMIT} = 16A, T_J = 25°C, unless otherwise noted.



MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

40µs/div.

2V/div.

2V/div.

CH4: VPG

CH3: Vsw

10V/div.

2V/div.

2V/div.

CH4: V_{PG}

CH3: Vsw

MP8638 Rev. 1.0

7/13/2022

10V/div.

400µs/div.



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

Pulse-Width Modulation (PWM) Operation

The MP8638 is a fully integrated, synchronous, rectified, step-down, switch-mode converter with an adjustable current limit (I_{LIMIT}). Constanton-time (COT) control provides fast transient response and eases loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) turns on once the feedback (FB) voltage (V_{FB}) drops below the reference voltage (V_{REF}), which indicates an insufficient output voltage (V_{OUT}). The on time (ton) is determined by both the input voltage (V_{IN}) and V_{OUT} to make the switching frequency (f_{SW}) fairly constant across the entire V_{IN} range.

After t_{ON} has elapsed, the HS-FET turns off. It turns on again once V_{FB} drops below V_{REF} . By repeating operation in this way, the converter regulates V_{OUT} . The integrated low-side MOSFET (LS-FET) turns on once the HS-FET turns off to minimize conduction loss. If both the HS-FET and the LS-FET are turned on at the same time, then a dead short occurs between the input and ground. This is called shoot-through. To prevent shoot-through, a dead time (DT) is generated internally between the HS-FET off time (t_{OFF}) and LS-FET t_{ON} , and vice versa.

Internally compensation COT control provides stable operation, even when ceramic capacitors are used as the output capacitors. This internal compensation improves jitter performance without affecting the line or load regulation.

Heavy-Load Operation

If the output current (I_{OUT}) is high and the inductor current exceeds 0A, then the part operates in continuous conduction mode (CCM) (see Figure 2).




Figure 2: CCM during Heavy-Load Operation

If V_{FB} drops below V_{REF} , then the HS-FET turns on for a fixed interval determined by the oneshot on-timer. Once HS-FET turns off, the LS-FET turns on until the next period begins.

In CCM, f_{SW} fairly constant (pulse-width modulation (PWM) mode).

Light-Load Operation

The inductor current (I_L) decreases as the load decreases. Once I_L reaches 0A, the MP8638 transitions from CCM to discontinuous conduction mode (DCM) (see Figure 3).




Figure 3: DCM during Light-Load Operation

If V_{FB} drops below V_{REF} , then the HS-FET turns on for a fixed interval determined by the oneshot on-timer. Once the HS-FET turns off, the LS-FET turns on until I_L reaches 0A. In DCM, V_{FB} does not reach V_{REF} as I_L reaches 0A. The LS-FET driver enters a high-impedance (Hi-Z) state once I_L reaches 0A. A current modulator takes control of the LS-FET and limits the IL to than -1mA. The output capacitors less discharge to ground slowly via the LS-FET. As a result, the efficiency during light-load condition is improved greatly. The HS-FET does not turn on as frequently under light-load conditions as it does under heavy-load conditions. This is called skip-mode operation.

At light-loads or no load, the output drops slowly, which reduces f_{SW} naturally and achieves high efficiency at light loads.

As I_{OUT} increases under light-load conditions, the current modulator regulation time shortens. The HS-FET turns on more frequently, and f_{SW} increases. I_{OUT} reaches its critical level once the current modulator time is 0s. The critical level of I_{OUT} ($I_{OUT_CRITICAL}$) can be calculated with Equation (1):

$$I_{OUT_CRITICAL} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{SW} \times V_{IN}}$$
(1)

The MP8638 enters PWM mode once I_{OUT} exceeds its critical level. Then f_{SW} remains fairly constant across the entire I_{OUT} range.

Jitter and Feedback (FB) Ramp

Jitter occurs in both PWM mode and pulse-skip mode (PSM) while noise in the V_{FB} ripple propagates a delay to the HS-FET driver.

Figure 4 shows jitter in PWM mode.




Figure 4: Jitter in PWM Mode

Figure 5 shows jitter in PSM.




Figure 5: Jitter in PSM

Jitter affects system stability, with noise immunity being proportional to the steepness of the V_{FB} downward slope. Jitter in DCM is typically larger than that in CCM; however, the V_{FB} ripple does not affect noise immunity directly.

Operation without External Ramp Compensation

The traditional COT control scheme is unstable when the ESR of the output capacitor (C_{OUT}) is not large enough to act as an effective current-sense resistor (R_{CS}).

Typically, ceramic capacitors cannot be used as output capacitors.

The MP8638 provides built-in internal ramp compensation to ensure that the system is stable, even without the help of the C_{OUT} ESR. The pure ceramic capacitor solution reduces the V_{OUT} ripple (ΔV_{OUT}), the total BOM cost, and the board area significantly.

Figure 6 shows a typical output circuit in PWM mode without external ramp compensation (see the Application Information section on page 15 for more details).




Figure 6: Output Circuit without Ramp Compensation in PWM Mode

When using a large output capacitor (e.g. OSCON), add a >10 μ F ceramic capacitor in parallel to minimize the effect of the ESL.

Operation with External Ramp Compensation

The MP8638 can support ceramic output capacitors without an external ramp; however, some application may require external ramp compensation to stabilize the system and reduce jitter. See to the Application Information section on page 15 for more information.

Mode Selection

The MP8638 has two mode pins (MODE1 and MODE2). MODE1 selects the V_{OUT} range and f_{SW} via an external MODE1 resistor (R_{MODE1}) (see Table 1). It is recommended to use a 1% accuracy resistor.

State	V out ⁽⁷⁾	fsw	RMODE1
M1	<3V	700kHz	0Ω
M2	<3V	1000kHz	90kΩ
M3	≥3V	1000kHz	150kΩ
M4	≥3V	700kHz	>230kΩ or floating

Table 1: MODE1 Selection

Note:

7) If V_{OUT} drops below 3V, then V_{REF} is 600mV. If V_{OUT} exceeds \geq 3V, then V_{REF} is 1.8V.

MODE2 determines whether VCC power is supported externally or internally (see Table 2).

Table 2: MODE2 Selection

VCC	MODE2
Internal VCC	Connected to AGND
External VCC	Connected to VIN



Power Good (PG)

The MP8638's power good (PG) output indicates whether V_{OUT} is ready. PG is the open drain of a MOSFET, and should be connected to V_{CC} or another voltage source via a resistor (e.g. 100k Ω). Once V_{IN} is applied, the MOSFET turns on, and PG is pulled to ground before soft start (SS) is ready. Once V_{FB} reaches 95% of V_{REF}, PG is pulled high after a delay time (≤12µs). If V_{FB} drops to 90% of V_{REF}, then PG is pulled low.

Soft Start (SS)

The MP8638 employs a soft-start (SS) mechanism to ensure a smooth output during start-up. Once EN is pulled high, the internal V_{REF} ramps up gradually, and V_{OUT} ramps up smoothly as well. SS is complete once V_{REF} reaches the target value, and the parts begins steady-state operation (see Figure 7).




Figure 7: Start-Up Sequence

If the output is pre-biased to a certain voltage during start-up, then both the HS-FET and LS-FET are turned off until the internal V_{REF} exceeds the sensed V_{OUT} at the FB node.

If the part is operating in external 3V3 mode, place a 5.1Ω resistor in series between the 3V3 supply and the 3V3 pin. 3V3 should be shut down before VIN, or keep V_{IN} above V_{3V3}.

Output Discharge

If the converter is shut down via a protection function (under-voltage protection (UVP), over-

voltage protection (OVP), over-current protection (OCP), under-voltage lockout (UVLO) protection, or thermal shutdown), then the device discharges the output via an internal 100Ω resistor.

Over-Current Protection (OCP)

The MP8638 provides cycle-by-cycle overcurrent (OC) limiting. The current-limit circuit employs a valley current-sensing algorithm. The on resistance of the LS-FET is used as a current-sensing element. If the magnitude of the current-sense signal exceeds the current-limit threshold, then PWM cannot initiate a new cycle, regardless of whether V_{FB} is below V_{REF} Figure 8 shows the valley current-limit control (see Figure 8).




Figure 8: Valley Current-Limit Control

Since the comparison is done during the LS-FET t_{ON} , the OC trip level sets the valley level of I_L . The maximum load current (I_{LOAD_MAX}) can be calculated with Equation (2):

$$I_{\rm OC} = I_{\rm LIMIT} + \frac{\Delta I_{\rm L}}{2}$$
 (2)

The OC limit (I_{OC_LIMIT}) limits I_L , and does not latch off. If an OC fault occurs, then the current to the load exceeds the current to C_{OUT} , and V_{OUT} drops. If the current drops below the UVPx threshold (V_{UVPx}), then the part latches off. The fault latch can be reset by pulling V_{EN} low or by cycling the power on VIN.

Current Limit Selection

The MP8638 features an adjustable I_{LIMIT} that can be set via the CLM resistor (R_{CLM}). Table 3 on page 15 shows the recommended resistor values for the selectable current limits.



Table 3: Recommended Resistor Values for the Selectable Current Limit

ILIMIT	Rclm
7A	0Ω
10A	90kΩ
13A	150kΩ
16A	>230kΩ or floating

Over-Voltage Protection (OVP) and Under-Voltage Protection (UVP)

The MP8638 monitors a resistor-divided V_{FB} to detect over-voltage (OV) and under-voltage (UV) faults. If V_{FB} exceeds 130% of the target voltage, then the OVP comparator output goes high. The OVP circuit latches, the HS-FET turns off, and the LS-FET turns on until zero-current detection (ZCD).

To protect the MP8638 from damage, there is an absolute 3.6V OVP on the output while the system is in V_{OUT} < 3V mode. Once V_{OUT} reaches this value, it latches off. The LS-FET behaves the same as it does at 130% of the target voltage.

If V_{FB} is between 50% and 75% of V_{REF} , then the UVP1 comparator output goes high. The MP8638 latches if V_{FB} remains in this range for about 30µs (latching the HS-FET off and the LS-FET on). The LS-FET remains on until I_L reaches 0A. During this period, I_{LIMIT} controls I_L.

If V_{FB} drops below 50% of V_{REF} , then the UVP2 comparator output goes high. The MP8638 latches off once the comparator and logic delay latch off (latching the HS-FET off and the LS-FET on). The LS-FET remains on until I_L reaches 0A. The fault latch can be reset by pulling V_{EN} low or cycling the power on VIN.

Under-Voltage Lockout (UVLO) Protection

The MP8638 has two UVLO protections: a V_{CC} UVLO (3V) and a V_{IN} UVLO (4.2V). The MP8638 starts up once both V_{CC} and V_{IN} have exceeded their respective UVLO thresholds. The MP8638 shuts down if either V_{CC} or V_{IN} drops below its UVLO falling threshold (2.8V and 3.8V, respectively). Both UVLO protections are non-latch protections.

If an application requires a higher UVLO, adjust the V_{IN} UVLO threshold via an external resistor divider (R_{UP} + R_{DOWN}) (see Figure 9).




Figure 9: Adjustable UVLO

Thermal Shutdown

The MP8638 employs thermal shutdown to prevent the IC from operating at exceedingly high temperatures. The IC monitors the junction temperature (T_J) internally. If T_J exceeds the thermal shutdown threshold (typically 150°C), the converter shuts down. Once T_J drops to about 125°C, a new SS is initiated. There is a hysteresis of about 25°C. Thermal shutdown is a non-latch protection.

APPLICATION INFORMATION

Setting the Output Voltage without External Ramp Compensation

The MP8638 does not require ramp compensation for applications where POSCAP or ceramic capacitors are used as output capacitors ($V_{IN} > 6V$). V_{OUT} can then be set by the FB resistors (R1 and R2) (see Figure 10).




Figure 10: Simplified Circuit without External Ramp Compensation

Choose a value for R2. Consider that a small R2 can lead to considerable quiescent current (I_Q) loss, while a large R2 can make FB noisesensitive. It is recommended to choose R2 to be between 5k Ω and 50k Ω . If V_{OUT} is low, choose a larger R2 resistance. If V_{OUT} is high, choose a smaller R2 resistance. Considering the V_{OUT} ripple (Δ V_{OUT}), R1 can be calculated with Equation (3):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2$$
 (3)

A capacitor (C4) acts as a feed-forward capacitor to improve the transient response. C4 can be set between 0pF and 1000pF. A larger-value C4 improves transient response, but creates more noise sensitivity.

Setting the Output Voltage with External Ramp Compensation

If the system is not stable enough or if the jitter is too large when using ceramic capacitors (e.g. when using a ceramic C_{OUT} and V_{IN} is 5V or lower), an external voltage ramp should be added to FB through resistor R4 and capacitor C4. Since an internal ramp is already added to the system, a 1M Ω (R4) and 220pF (C4) ramp is sufficient.

 V_{OUT} is influenced by the resistor divider (R1 + R2), as well as R4 (see Figure 11).




Figure 11: Simplified Circuit with External Ramp Compensation

Choose a reasonable R2, as a small R2 can lead to considerable I_Q loss, but a large R2 can make FB noise-sensitive. Choose an R2 resistance between $5k\Omega$ and $50k\Omega$. If V_{OUT} is low, choose a larger R2 resistance. If V_{OUT} is high, choose a smaller R2 resistance. Then R1 can be calculated with Equation (4):

$$R1 = \frac{1}{\frac{V_{REF}}{V_{OUT} - V_{REF}}} - \frac{R2}{R4} \times R2$$
(4)

Add a noise-filtering resistor (R9) when designing the PCB layout (see Figure 11). R9 can be set to create a pole to reduce noise. R9 can be calculated with Equation (5):

$$R9 \le \frac{1}{2\pi \times C4 \times 2f_{SW}}$$
(5)

Choose R9 to be between $1k\Omega$ and 100Ω to reduce its influence on the ramp.

Selecting the Input Capacitor (CIN)

The step-down converter has a discontinuous input current (I_{IN}), and requires a capacitor to supply AC current to the step-down converter while maintaining the DC V_{IN}. Place the ceramic input capacitors as close to VIN as possible for the best performance. Capacitors with X5R and X7R ceramic dielectrics are recommended due to their stability amid temperature fluctuations.

The capacitors should also have a ripple current rating greater than the maximum input ripple current (I_{CIN}) of the converter. I_{CIN} can be estimated with Equation (6):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(6)

The worst-case condition occurs at $V_{IN} = 2 x$ V_{OUT} , which can be calculated with Equation (7):

$$I_{CIN} = \frac{I_{OUT}}{2}$$
(7)

For simplification, choose an input capacitor (C_{IN}) with an RMS current rating greater than half of the maximum load current (I_{LOAD_MAX}) .

 C_{IN} determines the converter's V_{IN} ripple (ΔV_{IN}). If there is ΔV_{IN} requirement in the system, choose an input capacitor that meets the specification.

 ΔV_{IN} can be estimated with Equation (8):

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(8)

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, which can be calculated with Equation (9):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{f_{SW} \times C_{IN}}$$
(9)

Selecting the Output Capacitor (COUT)

An output capacitor (C_{OUT}) is required to maintain the DC V_{OUT}. It is recommended to use ceramic or POSCAP capacitors. ΔV_{OUT} can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}) (10)$$

When using ceramic capacitors, the impedance dominates the capacitance at f_{SW} . The majority of ΔV_{OUT} is caused by the capacitance. For simplification, ΔV_{OUT} can be estimated with Equation (11):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(11)

 ΔV_{OUT} caused by the ESR is small; therefore, an external ramp is required to stabilize the system. The external ramp can be generated via R4 and C4.

When using POSCAP capacitors, the ESR dominates the impedance at f_{SW} . The ramp voltage generated from the ESR dominates the ΔV_{OUT} . ΔV_{OUT} can be estimated with Equation (12):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
(12)

The maximum output capacitance should be considered in the design application. The MP8638 has a soft-start time (t_{SS}) of about 1.6ms. If the output capacitance is too high, then V_{OUT} cannot reach the design value during t_{SS} and fails to regulate. The maximum output capacitance (C_{OUT_MAX}) can be calculated with Equation (13):

$$\mathbf{C}_{\text{OUT}_{\text{MAX}}} = (\mathbf{I}_{\text{LIMIT}_{\text{AVG}}} - \mathbf{I}_{\text{OUT}}) \times \mathbf{t}_{\text{SS}} / \mathbf{V}_{\text{OUT}} (13)$$

Where I_{LIMIT_AVG} is the average start-up current during soft start (which can be equivalent to I_{LIMIT}).

Selecting the Inductor

An inductor is required to supply constant current to the output load, while being driven by the switched V_{IN}. A larger-value inductor results in a smaller ripple current and a lower ΔV_{OUT} ; however, a large-value inductor has a larger physical footprint, higher series resistance, and lower saturation current. A good rule for determining the inductance is to design the peak-to-peak inductor ripple current (ΔI_L) in the inductor to be between 30% and 50% of the maximum I_{OUT} (I_{OUT_MAX}), and to keep the peak inductor current (I_{L_PEAK}) below the maximum switching I_{LIMIT} . The inductance (L) can be calculated with Equation (14):

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(14)

The inductor should not saturate under the maximum $I_{L_{PEAK}}$ (including a short current), so the saturation current (I_{SAT}) should exceed I_{LIMIT} .

Design Example

Table 4 on page 18 shows design examples for when ceramic capacitors are used.

A resistor connected between an external 3.3V supply and the 3V3 pin acts as a ripple-noise filter for the 3.3V power supply. This resistor should be between 0 Ω and 5.1 Ω , depending on the noise level. A 0402-package resistor is sufficient if V_{3V3} rises during t_{SS} (>100µs); otherwise, a larger-package resistor (e.g. 0603 or 0805) is required.



Vоит (V)	C ουτ (μ F)	L (µH)	R _{MODE} (Ω)	C4 (pF)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)
1	22 x 3	0.68	0	220	13.3	20	NS
1.2	22 x 3	0.68	0	220	20	20	NS
5	220 (POSCAP)	1.5	Floating	220	17.8	10	NS
5	22 x 6	1.5	Floating	220	19.1	10	274

Table 4: Design	Example ⁽⁸⁾
-----------------	------------------------

Note:

8) $f_{SW} = 700 kHz$.

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. A 4-layer layout is recommended to improve thermal performance. For best results, refer to Figure 12 and follow the guidelines below:

- 1. Place the high-current paths (PGND, VIN, and SW) as close to the IC as possible using short, direct, and wide traces.
- 2. Place a thick PGND trace under the IC.
- 3. Place the input capacitors as close to VIN and PGND as possible. Place these capacitors on the same layer as the IC.
- 4. Place the decoupling capacitor as close to VCC and PGND as possible.

Keep the switching node (SW) short, and away from the feedback network.

- 5. Place the external feedback resistors next to FB. Do not place vias on the FB trace.
- 6. Keep the BST voltage path (BST, C3, and SW) as short as possible.
- 7. Connect the VIN and PGND pads using a large copper plane to improve thermal performance.
- Place multiple vias with a 10mil drill and 18mil copper width close to the VIN and PGND pads to improve thermal dissipation.




Figure 12: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS




Figure 13: Typical Application Circuit with 5V Output and POSCAP Cout






Figure 14: Typical Application Circuit with 5V Output and Ceramic Cout




PACKAGE INFORMATION



QFN-16 (3mmx3mm)




BOTTOM VIEW



TOP VIEW

SIDE VIEW




RECOMMENDED LAND PATTERN


NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 LEAD COPLANARITIES SHALL BE 0.08 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.



CARRIER INFORMATION





Part Number	Package Description	Quantity/ Reel	Quantity/ Tube			Carrier Tape Width	Carrier Tape Pitch
MP8638GQ-Z	QFN-16 (3mmx3mm)	5000	N/A	N/A	13in	12mm	8mm



REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	7/13/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.