# MP28300



Ultra-Low 500nA I<sub>q</sub>, Wide Input 2V-5.5V, 300mA Step-Down Regulator Plus300nA I<sub>q</sub>, 2V-5.5V Input, 100mA LDO in 2x2 QFN

### **DESCRIPTION**

The MP28300 is a monolithic power-management unit containing 300mA, high-efficiency, step-down, switching converters and a 100mA LDO regulator. The nanoamp quiescent current provides extremely high efficiency when the load current is down in the  $\mu$ A range. With minimum input voltage as low as 2V, the MP28300 allows the system to operate directly from the battery.

The constant-on-time control scheme provides fast transient response, high light-load efficiency, and requires minimal capacitance. The regulation can be made tight by integrating an error amplifier to correct the output voltage.

An 100mA LDO regulator provides easy system configuration with clean output voltage.

The CTRL pins control the on/off and output voltage selection functions.

Fault protection features include under-voltage lockout (UVLO), over-current protection (OCP), and thermal shutdown.

The MP28300 requires a minimal number of readily available, standard, external components and is available in a small QFN-12 (2mmx2mm) package.

#### **FEATURES**


- 300mA Buck Switcher
  - o Ultra-Low I<sub>g</sub>: 500nA
  - Wide 2.0V to 5.5V Operating Input Range
  - o 7 Selectable Output Voltages
  - Up to 300mA Output Current
  - 1.5MHz Switching Frequency in Continuous Conduction Mode (CCM)
  - o 100% Duty Cycle in Dropout
  - $\circ$  0.25Ω and 0.25Ω Internal Power MOSFET Switches
  - Cycle-by-Cycle Over-Current Protection (OCP)
  - Short-Circuit Protection (SCP) with Hiccup Mode
- 100mA LDO
  - o Ultra-Low I<sub>a</sub>: 300nA
  - 2.0V to 5.5V Operating Input Range
  - o 3 Selectable Output Voltages
  - o Over-Temperature Protection (OTP)
- Available in a QFN-12 (2mmx2mm) Package


#### **APPLICATIONS**

- Wearables
- IOT
- Portable Instruments
- Battery-Powered Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

### TYPICAL APPLICATION







### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP28300GG	QFN-12 (2mmx2mm)	See Below

<sup>\*</sup> For Tape & Reel, add suffix –Z (e.g. MP28300GG–Z)


### **TOP MARKING**

EGY LLL

EG: Product code of MP28300GG

Y: Year code LLL: Lot number

### **PACKAGE REFERENCE**





# 

Thermal Resistan	ce <sup>(4)</sup>	$oldsymbol{ heta}_{JA}$	$\boldsymbol{\theta}_{JC}$	
QFN-12 (2mmx2mm	1)	80	16	.°C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



### **ELECTRICAL CHARACTERISTICS**

VIN1 = 3.6V, VIN2 = 3.6V,  $T_J$  = -40°C to +125°C, typical value is tested at  $T_J$  = 25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Buck Section						
Input voltage range (5)	V <sub>IN1</sub>		2.0		5.5	V
Under-voltage lockout threshold rising for buck	V <sub>IN1_UVLO_R</sub>		1.65	1.8	1.95	٧
Under-voltage lockout threshold hysteresis for buck	VIN1_UVLO_H			150		mV
Supply current (shutdown)	I <sub>SD_25</sub>	CTRL1/2/3 = 0V, or EN = 0		70		nA
Supply current (quiescent)	Iq_виск	No load, CTRL4/5 = 0V, CTRL1/2/3 = H/L/H, OUT1 = 1.8V, not switching		500		nA
High-side switch on resistance	R <sub>DSON1_H</sub>			0.25		Ω
Low-side switch on resistance	R <sub>DSON1_L</sub>			0.25		Ω
Switch leakage current	I <sub>LK_SW1</sub>	CTRL1/2/3 = 0V, V <sub>IN1</sub> = 5.5V, V <sub>SW</sub> = 0V and 5.5V, T <sub>J</sub> = 25°C	-100	0	100	nA
High-side current limit	I <sub>LIM1_H</sub>		480	600	720	mA
Low-side switch valley current (sourcing)	ILIMV1_L		300	400		mA
Low-side switch zero crossing current	I <sub>ZCD</sub>		0	20		mA
On time	Ton	V <sub>IN1</sub> = 3.6V, V <sub>OUT</sub> = 1.8V	280	330	380	ns
Input voltage range for LDO (5)	V <sub>IN2</sub>	When V <sub>IN1</sub> > V <sub>IN1_UVLO</sub>	2.0		5.5	V
Minimum on time	T <sub>MIN</sub> ON			60		ns
Minimum off time	T <sub>MIN_OFF</sub>			100		ns
Maximum duty cycle (5)	D <sub>MAX</sub>			100		%
Output voltage accuracy	Vour	CTRL1/2/3 = H/L/H, T <sub>J</sub> = 25°C, I <sub>OUT</sub> = 0.1A	1.782	1.800	1.818	V
Output voltage accuracy	Vout	CTRL1/2/3 = H/L/H, T <sub>J</sub> = -40°C to 85°C, I <sub>OUT</sub> = 0.1A	A 1.773		1.827	v
Line/load regulation of buck (6)		From 2.5V to 5.5V, from 0A to 300mA	-1		1	%



# **ELECTRICAL CHARACTERISTICS** (continued)

VIN1 = 3.6V, VIN2 = 3.6V,  $T_J$  = -40°C to +125°C, typical value is tested at  $T_J$  = 25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
LDO Section							
Supply current (quiescent)	I <sub>Q_LDO</sub>	No load, CTRL1/2/3 = 0V, CTRL4/5 = L/H, no load current from VIN2		300		nA	
Supply current (shutdown)	I <sub>SD_25</sub>	CTRL4/5 = 0V, or $EN = 0$		50		nA	
Voltage dropout of LDO	$V_{DP}$	I <sub>LDO</sub> = 0.1A, V <sub>OUT</sub> = 3.3V		50		mV	
Dropout resistance	$R_{DP}$			0.5		Ω	
Current limit of LDO	I <sub>LIM_LDO</sub>		150	200		mA	
		CTRL4/5 = L/H, $T_J$ = 25°C,	1.782	1.800	1.818		
DC output voltage accuracy	Vout	CTRL4/5 = L/H, $T_J$ = -40°C to 85°C	1.773		1.827	V	
20 output voltage docuracy	<b>V</b> 001	Internal reference, T <sub>A</sub> = -40°C to 85°C	0.591	0.600	0.609	1 V	
Line regulation of LDO		I <sub>OUT</sub> = 1mA		0		%	
Load regulation of LDO		I <sub>OUT</sub> = 1mA to 100mA	-1		1	%	
		10Hz, I <sub>ОUТ</sub> = 100mA		40		dB	
Power supply rejection ratio (6)	PSRR	100Hz, I <sub>OUT</sub> = 100mA		20			
		1kHz, I <sub>OUT</sub> = 100mA		15			
Both Buck and LDO							
	T <sub>SS</sub>	Buck		0.5		ms	
Internal soft-start time	T <sub>SS</sub>	LDO: V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 100mA, Co = 1µF		2		ms	
Discharge resistance during enable off	R <sub>DIS_OFF</sub>			50		Ω	
CTRL high logic	CTRL <sub>H</sub>		1.2			V	
CTRL low logic	CTRL∟				0.4	V	
		V <sub>CTRL</sub> = 3.6V		1		nA	
CTRL input current	ICTRL	V <sub>CTRL</sub> = 0		0			
		V <sub>EN</sub> = 0V		0			
CTRL turn-on delay	T <sub>D</sub>			300		μs	
CTRL pull-down resistor	R <sub>PD</sub>	Not present when CTRL is high to avoid I <sub>Q</sub> impact		2		ΜΩ	
Power good threshold	PG	FB with respect to the regulation		90		%	
Power good hysteresis	PG <sub>Hys</sub>			10		%	
Power good delay	PG <sub>TD</sub>			75		μs	
Power good sink current capability	$V_{PG\_LO}$	Sink 1mA			0.4	V	
Power good leakage current	I <sub>PGLK</sub>	V <sub>PGBUS</sub> = 1.8V			10	nA	
Thermal shutdown (5)	T <sub>SD</sub>			150		°C	
Thermal hysteresis (5)	T <sub>SDHY</sub>			30		°C	

#### NOTES:


© 2019 MPS. All Rights Reserved.

<sup>5)</sup> Guaranteed by design.


<sup>6)</sup> Data derived from bench characterization test.





#### TYPICAL PERFORMANCE CHARACTERISTICS


































VIN1 = 3.6V,  $V_{OUT1}$  = 1.8V,  $L_1$  = 2.2 $\mu$ H,  $C_{IN1}$  = 10 $\mu$ F,  $C_{OUT1}$  = 10 $\mu$ F, VIN2 = 3.6V,  $V_{OUT2}$  = 1.8V,  $C_{IN2}$  = 1 $\mu$ F,  $C_{OUT2}$  = 1 $\mu$ F,  $T_A$  = +25°C, unless otherwise noted.

T<sub>RISING</sub> vs. Output Current










**Output Current Derating** 


































# **PIN FUNCTIONS**

Pin#	Name	Description		
1	OUT1	Output voltage sensing of the step-down switcher. Connect the load to OUT1. An output capacitor is needed to decrease the output voltage ripple.		
2	CTRL1	Step-down switcher control signal. Adjust the step-down switcher output voltage value		
3	CTRL2	dynamically. Do not float the CTRL pins during application. When used, ensure that CTRL voltage is not lower than VIN. If unused, tie CTRL to GND. Refer to Table 1 on p		
4	CTRL3	14 to set the buck output value.		
5	CTRL4	<b>LDO control signal</b> . Adjust the LDO output voltage value dynamically. Do not float the CTRL during application. When used, ensure that the CTRL voltage is not lower than VIN.		
6	CTRL5	If unused, tie CTRL to GND. Refer to Table 1 on page 14 to set the LDO output value.		
7	PG1	Power good for the step-down switcher. PG1 is an open-drain output.		
8	GND	Ground.		
9	SW	<b>Switch output for the step-down switcher.</b> SW is the drain of the internal, high-side, P-channel MOSFET. Connect the inductor to SW to complete the converter.		
10	VIN1	<b>Input supply voltage to the step-down switcher.</b> Place a small decoupling capacitor as close to VIN1 and GND as possible.		
11	VIN2	<b>Input supply voltage to the LDO.</b> Place a small decoupling capacitor as close to VIN2 and GND as possible.		
12	OUT2	Output voltage sensing of LDO. OUT2 is the output of the linear regulator. Bypass OUT2 to GND with a $1\mu F$ capacitor.		



# **BLOCK DIAGRAM**



**Figure 1: Functional Block Diagram** 



#### **OPERATION**

The MP28300 has an ultra-low, quiescent current, step-down converter and low-dropout regulator. The step-down converter has 500nA of  $I_{\rm Q}$  current, allowing the MP28300 to achieve extremely high efficiency at an ultra-low load current. The 300nA low-I\_{\rm Q} LDO provides easy system configuration.

#### **Constant-On-Time Control of the Buck**

The MP28300 use a constant-on-time control scheme to implement output voltage regulation. The one-shot on-timer is controlled by the input and output voltages. At different input and voltage conditions, the switching frequency is fairly stable, which helps with system design. The switching frequency is around 1.5MHz, typically. With constant-on-time control, the output ripple is small, and the load transient response is fast. Constant-on-time control minimizes the input and output capacitors. The MP28300 enters pulse-skip mode automatically when the low-side switch current reaches the zero ampere threshold. Pulse-skip mode helps improve light-load efficiency. The constant-on-time control scheme provides a seamless transition from pulse-width modulation (PWM) mode to pulse-frequency modulation (PFM) mode and vice versa.

#### **Light-Load Operation**

When the load current decreases and the lowside switch current reaches the zero ampere threshold, both the high-side and low-side switches are turned off. Output energy is provided by the output capacitors during this period until the output voltage drops, reaches the regulation voltage, and triggers another on pulse.

Generally, the switching frequency in PFM mode depends on the load current. The switching frequency is lower when the load current is lighter. With PFM control at light-load mode plus the ultra-low quiescent operation current, the MP28300 can achieve the highest efficiency at an extremely low load. This helps extend the charge cycle of any battery-powered system.

When the buck works in light-load operation, it needs at least 5µs to exit light load. When a large, quick, and sharp load increase occurs in

light-load mode, the output voltage drops during the exit transition. The LDO exits light-load mode after a load of >20mA.

#### Sleep Mode

When the load gets lighter, the MP28300 enters DCM(Discontinuous Current Mode) and the switching frequency becomes lower. If the switch pulse interval is longer than 6us typically, MP28300 enters Sleep mode and most of the internal blocks are turned off to achieve 500nA quiescent current and high light load efficiency.

In the extreme application case, like when the input voltage is closed to output voltage(what we called large duty cycle application), MP28300 is not able to enter sleep mode. The inductor ripple is very small due to very small input and output voltage difference, thus MP28300 needs to generate more frequent pulse to keep output voltage regulated. The pulse interval could be smaller than 6us and MP28300 is not entering sleep mode in this application. The quiescent current for this application is expected to be higher than 500nA.

#### Control (CTRL)

CTRL1/2/3 are used to control start-up and set the output voltages of the step-down regulator. When CTRL1/2/3 are low, the step-down switcher of the MP28300 is disabled. Once either one of CTRL1/2/3 are pulled high, the switcher is enabled. The output voltage is set depending on which CTRL pin is pulled high. This applies for CTRL4/5 for the low-dropout regulator as well. The output voltage is programmable according to Table 1.



Table 1: CTRL vs. Output Voltages

Step-Down Switcher					
CTRL3	CTRL2	CTRL1	OUT1		
0	0	0	Disabled		
0	0	1	V8.0		
0	1	0	1.0V		
0	1	1	1.2V		
1	0	0	1.5V		
1	0	1	1.8V		
1	1	0	2.5V		
1	1	1	3.3V		
	LDO				
CTRL	5 (	CTRL4	OUT2		
0		0	Disabled		
0		1	1.3V		
1		0	1.8V		
1		1	3.3V		

The output voltage can be programmable during operation and supports dynamic output voltage scaling. CTRL cannot be floating. Any used CTRL voltage cannot be less than VIN, and any unused CTRL pin must be tied to GND.

#### Soft Start (SS)

When the converter is enabled, the internal reference is powered up. After a certain delay time, the device enters soft start (SS). The stepdown switcher output voltage ramps up to the regulation voltage in around 0.5ms. The LDO's SS time is about 2ms when  $V_{\text{OUT2}}$  is 3.3V and  $C_{\text{OUT2}}$  is 1µF.

#### Power Good (PG) Indicators of the Buck

The MP28300 has an open-drain output power good (PG) indicator with a maximum  $\mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$  of less than 400  $\Omega$  . PG requires an external pull-up resistor (100k  $\Omega$  ~500k  $\Omega$ ) for the power goodindicator. This resistor can be pulled up to VIN or tied to CTRL if the CTRL voltages do not need to be adjusted dynamically.

The PG comparator is active when the device is enabled. It is driven to a high impedance once the output voltage trips the PG threshold (90% of the regulation voltage, typically) and is pulled low once the output voltage falls below the PG hysteresis threshold (80% of the regulation voltage, typically). The output is also pulled low if the input voltage is lost or the part is disabled.

### **Output Discharge Function**

Both the step-down regulator and the LDO feature the output discharge function once they

are disabled. This feature prevents residual charge voltages on the capacitors, which may impact a proper power-up of the system. When the input voltage is high and the related converters are disabled, the output discharge is active.

#### 100% Duty Cycle Mode

When the input voltage reduces and is lower than the regulation output voltage, the output voltage drops, and the on time increases. Further reducing the input voltage drives the MP28300 into 100% duty cycle mode. The high-side switch is always on, and the output voltage is determined by the loading current times the  $R_{\rm DS(ON)}$  composed by the high-side switch and inductor.

#### **LDO** Operation

The low-dropout regulator is enabled when at least one of CTRL4 or CTRL5 is high and the input voltage (VIN1) is higher than the UVLO threshold. CTRL4 and CTRL5 can be programmed to select one of three preset output voltages.

#### **Current Limit**

The MP28300 has an internal current limit for the step-down converter and LDO converter.

The high-side switch current is monitored cycle-by-cycle and compares with the current-limit threshold. Once the current-limit comparator is triggered, the high-side switch is turned off and the low-side switch is turned on, reducing the inductor current. Until the low-side switch current is lower than the low-side current limit, the high-side switch is not allowed to turn on again.

If the current of the LDO reaches the current limit, the LDO current clamps the current at the current limit level, and the output regulation is lost

#### **Short Circuit and Recovery**

If the output voltage of the buck converter is shorted to GND, the current limit is triggered. If the current limit is triggered every cycle for 200µs continuously, the MP28300 enters hiccup mode for the buck converter. The short-circuit condition can also be triggered when the output voltage is lower than 50% of the regulation output voltage and when the current



limit is hit simultaneously. The buck disables the output power stage, discharges the output voltage, and then attempts to recover after a hiccup. If the short-circuit condition remains, the MP28300 repeats this operation until the short circuit is removed and the output rises back to regulation levels.

When a short circuit occurs in the LDO, the mechanism is similar to the current limit condition. The current is clamped at the current limit level.

#### **Thermal Shutdown Circuit and Recovery**

When the thermal shutdown signal is triggered, the MP28300 turns off and restarts until the temperature falls below the thermal hysteresis.



#### APPLICATION INFORMATION

#### **Inductor Selection**

Most applications work best with a 1 $\mu$ H to 2.2 $\mu$ H inductor. Select an inductor with a DC resistance less than 200m $\Omega$  to optimize efficiency.

High-frequency, switch-mode power supplies with a magnetic device have strong electronic magnetic inference for the system. Any unshielded power inductor should be avoided since it has poor magnetic shielding. Metal alloy or multiplayer chip power shield inductors are recommended for the application since they can decrease influence effectively. Table 2 lists some recommended inductors.

**Table 2: Recommended Inductors** 

Inductance	Manufacturer P/N	Package	Manufacturer
2.2µH	DFE201612P- 2R2M	2016	Tokyo
2.2µH	74479775222A	2012	Wurth

For most designs, the inductance value can be calculated with Equation (1):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(1)

Where  $\Delta I_L$  is the inductor ripple current. Choose the inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (2):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
 (2)

#### **Input Capacitor Selection**

The input capacitor reduces the surge current drawn from the input and the switching noise from the device. Select an input capacitor with a switching frequency impedance less than the input source impedance to prevent high-frequency switching current from passing to the input source. Use low ESR ceramic capacitors with X5R or X7R dielectrics with small temperature coefficients. For most applications, a  $10\mu F$  capacitor is sufficient.

The input capacitor requires an adequate ripple current rating since it absorbs the input switching current.

Estimate the RMS current in the input capacitor with Equation (3):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (3)

The worst-case scenario occurs at VIN =  $2V_{OUT}$ , shown in Equation (4):

$$I_{C1} = \frac{I_{LOAD}}{2} \tag{4}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality,  $0.1\mu F$ , ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by capacitance can be estimated with Equation (5):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_S \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (5)

#### **Output Capacitor Selection**

The output capacitor limits the output voltage ripple and ensures a stable regulation loop. Select an output capacitor with low impedance at the switching frequency. For most applications, a  $10\mu F$  capacitor is sufficient. Estimate the output voltage ripple with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
(6)

Where L<sub>1</sub> is the inductor value, and R<sub>ESR</sub> is the equivalent series resistance (ESR) value of the output capacitor. When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \quad (7)$$

The characteristics of the output capacitor also affect the stability of the regulation system.



#### **PCB Layout Guidelines**

Efficient PCB layout of the switching power supply and especially the high-switching frequency converter is critical for stable operation. If the layout is not carefully done, the regulator could show poor line or load regulation and stability issues. For best results, refer to Figure 2 and follow the guidelines below.

- Place the input capacitor as close to the IC pins as possible for the high speed stepdown regulator to provide clean control voltage for the chip.
- 2) Place the CIN1 close to VIN1 and GND to absorb noise.




Figure 2: Recommended PCB Layout



### TYPICAL APPLICATION CIRCUITS




Figure 3: Typical Application Circuit for MP28300GG

NOTE: VIN1 and VIN2 supply power dependently, VIN1 must be more than the VIN UVLO.





Figure 4: Buck and LDO in Sequence


NOTE: CTRL4/5 must connect to VIN1 in sequence.



### **PACKAGE INFORMATION**


### **QFN-12 (2mmx2mm)**






#### **TOP VIEW**

**BOTTOM VIEW** 



#### **SIDE VIEW**



#### **RECOMMENDED LAND PATTERN**

#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 3) JEDEC REFERENCE IS MO-220.
- 4) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.