

### DESCRIPTION

The MP2392 is a fully integrated, high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP2392 offers a very compact solution that achieves 2A of continuous output current with excellent load and line regulation over a wide input range. The MP2392 uses synchronous mode operation for higher efficiency over the output current-load range.

Constant-on-time (COT) control operation provides very fast transient response, easy loop design, and very tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP2392 requires a minimal number of readily available, standard, external components and is available in a space-saving SOT583 package.

### FEATURES


- Wide 4.2V to 24V Operating Input Range
- 110mΩ/45mΩ Low R<sub>DS(ON)</sub> Internal Power MOSFETs
- 200μA Low I<sub>Q</sub>
- High-Efficiency Synchronous Mode Operation
- Power-Save Mode (PSM) at Light Load
- Fast Load Transient Response
- 650kHz Switching Frequency
- Programmable Soft-Start Time
- Power Good (PG) Indication
- Output Over-Voltage Protection (OVP)
- Over-Current Protection (OCP) and Hiccup
- Pre-Bias Start-Up
- Thermal Shutdown
- Available in a SOT583 (1.6mmx2.1mm) Package

### APPLICATIONS

- Game Consoles
- Digital Set-Top Boxes
- Flat-Panel Televisions and Monitors
- General Purposes


All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

### TYPICAL APPLICATION



### Efficiency

V<sub>OUT</sub> = 3.3V, L = 4.7μH



**ORDERING INFORMATION**

| Part Number* | Package | Top Marking |
|--------------|---------|-------------|
| MP2392GTL    | SOT583  | See Below   |


\* For Tape & Reel, add suffix -Z (e.g. MP2392GTL-Z)

**TOP MARKING****AZTY****LLL**

AZT: Product code of MP2392GTL

Y: Year code

LLL: Lot number

**PACKAGE REFERENCE**

**ABSOLUTE MAXIMUM RATINGS (1)**

|   |   |
|---|---|
| $V_{IN}$ .....  | -0.3V to 26V  |
| $V_{SW}$ .....  | -0.3V (-5V for <10ns, -0.6V for <2 $\mu$ s)<br>to 26V (28V for <10ns) |
| $V_{BST}$ .....   | $V_{SW} + 5V$   |
| $V_{EN}$ .....  | -0.3V to 5V (2)   |
| All other pins.....   | -0.3V to 4V   |
| Continuous power dissipation ( $T_A = +25^\circ C$ ) (3)(5) | .....2.2W   |
| Junction temperature .....                                  | 150 $^\circ C$  |
| Lead temperature .....                                      | 260 $^\circ C$  |
| Storage temperature.....                                    | -65 $^\circ C$ to 150 $^\circ C$                                      |

**Recommended Operating Conditions (4)**

|  |                                      |
|--|--------------------------------------|
| Supply voltage ( $V_{IN}$ ) .....      | 4.2V to 24V                          |
| Output voltage ( $V_{OUT}$ ).....      | 0.8V to 0.9 * $V_{IN}$<br>or 13V max |
| Operating junction temp. ( $T_J$ ) ... | -40 $^\circ C$ to +125 $^\circ C$    |

**Thermal Resistance**

| SOT583                  | $\theta_{JA}$ | $\theta_{JC}$       |
|-------------------------|---------------|---------------------|
| EV2392-TL-00A (5) ..... | 55 .....      | 21 ... $^\circ C/W$ |
| JESD51-7 (6) .....      | 130 .....     | 60 ... $^\circ C/W$ |

**NOTES:**

- 1) Exceeding these ratings may damage the device.
- 2) For details on EN's ABS max rating, please refer to the Enable Control section on page 12.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on EV2392-TL-00A, 2-layer PCB.
- 6) Measured on JESD51-7, 4-layer PCB.







## ELECTRICAL CHARACTERISTICS

$V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$  <sup>(7)</sup>, typical value is tested at  $T_J = +25^{\circ}C$ , unless otherwise noted






| Parameter                                      | Symbol              | Condition                        | Min  | Typ  | Max  | Units       |
|--|---------------------|----------------------------------|------|------|------|-------------|
| Supply current (shutdown)                      | $I_{IN}$            | $V_{EN} = 0V$                    |      |      | 10   | $\mu A$     |
| Supply current (quiescent)                     | $I_Q$               | $V_{EN} = 2V$ , $V_{FB} = 0.85V$ |      | 200  |      | $\mu A$     |
| HS switch-on resistance                        | $HS_{RDS-ON}$       | $V_{BST-SW} = 3.3V$              |      | 110  |      | $m\Omega$   |
| LS switch-on resistance                        | $LS_{RDS-ON}$       |                                  |      | 45   |      | $m\Omega$   |
| Switch leakage                                 | $SW_{LKG}$          | $V_{EN} = 0V$ , $V_{SW} = 0V$    |      |      | 1    | $\mu A$     |
| Low-side switching current limit OCP           | $I_{LIMIT\_LS\_OC}$ |                                  | 2.5  |      |      | A           |
| ZCD  | $I_{ZCD}$           |                                  |      | 20   |      | mA          |
| Oscillator frequency                           | $f_{SW}$            | $V_{FB} = 0.75V$ , in CCM        | 485  | 650  | 815  | kHz         |
| Max duty cycle                                 | $D_{MAX}$           |                                  |      | 90.8 |      | %           |
| Minimum on time <sup>(8)</sup>                 | $T_{ON\_MIN}$       |                                  |      | 45   |      | ns          |
| Minimum off time <sup>(8)</sup>                | $T_{OFF\_MIN}$      |                                  |      | 190  |      | ns          |
| Feedback voltage                               | $V_{REF}$           | $T_J = +25^{\circ}C$             | 789  | 805  | 821  | mV          |
| Feedback current                               | $I_{FB}$            |                                  |      | 10   | 80   | nA          |
| Hiccup duty cycle <sup>(8)</sup>               |                     |                                  |      | 25   |      | %           |
| EN rising threshold                            | $V_{EN\_RISING}$    |                                  | 1.16 | 1.23 | 1.29 | V           |
| EN hysteresis                                  | $V_{EN\_HYS}$       |                                  |      | 100  |      | mV          |
| EN input current                               | $I_{EN}$            | $V_{EN} = 2V$                    |      | 2    |      | $\mu A$     |
|  |                     | $V_{EN} = 0V$                    |      | 0    |      |             |
| VIN under-voltage lockout threshold rising     | $INUV_{Vth}$        |                                  |      | 4    |      | V           |
| VIN under-voltage lockout threshold hysteresis | $INUV_{HYS}$        |                                  |      | 330  |      | mV          |
| Power good rising threshold UV                 | $PG_{UV\_R}$        |                                  | 87   | 92   | 97   | % $V_{REF}$ |
| Power good falling threshold UV                | $PG_{UV\_F}$        |                                  | 82   | 87   | 92   | % $V_{REF}$ |
| Power good rising threshold OV                 | $PG_{OV\_R}$        |                                  | 115  | 120  | 125  | % $V_{REF}$ |
| Power good falling threshold OV                | $PG_{OV\_F}$        |                                  | 102  | 107  | 112  | % $V_{REF}$ |
| Power good rising delay                        |                     |                                  |      | 50   |      | $\mu s$     |
| Power good falling delay                       |                     |                                  |      | 35   |      | $\mu s$     |
| Power good sink current capability             | $V_{PG}$            | Sink 1mA                         |      | 0.13 | 0.4  | V           |
| Power good leakage current                     | $I_{PG\_LEK}$       |                                  |      |      | 3    | $\mu A$     |
| Soft-start current                             | $I_{SS}$            |                                  | 5.3  | 7.3  | 9.3  | $\mu A$     |
| Thermal shutdown <sup>(8)</sup>                |                     |                                  |      | 150  |      | $^{\circ}C$ |
| Thermal hysteresis <sup>(8)</sup>              |                     |                                  |      | 20   |      | $^{\circ}C$ |

### NOTES:







- 7) Not tested in production. Guaranteed by over-temperature correlation.  
 8) Guaranteed by design and engineering sample characterization.

**TYPICAL PERFORMANCE CHARACTERISTICS**
 $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.








**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**
 $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

**Load Regulation**
 $I_{OUT} = 0.01A$  to  $2A$ 

**Line Regulation**
 $V_{IN} = 4.5V$  to  $24V$ 

**Case Temperature Rise vs. Load Current**
 $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 0.5A$  to  $2A$ 

**Enabled Supply Current vs. Input Voltage**
 $V_{EN} = 2V$ ,  $V_{FB} = 0.85V$ 

**Disabled Supply Current vs. Input Voltage**
 $V_{EN} = 0V$ 


**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**
 $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

**Input/Output Ripple**
 $I_{OUT} = 0A$ 

**Input/Output Ripple**
 $I_{OUT} = 2A$ 

**Start-Up through Input Voltage**
 $I_{OUT} = 0A$ 

**Start-Up through Input Voltage**
 $I_{OUT} = 2A$ 

**Shutdown through Input Voltage**
 $I_{OUT} = 0A$ 

**Shutdown through Input Voltage**
 $I_{OUT} = 2A$ 


**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**
 $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

**Start-Up through Enable**
 $I_{OUT} = 0A$ 

**Start-Up through Enable**
 $I_{OUT} = 2A$ 

**Shutdown through Enable**
 $I_{OUT} = 0A$ 

**Shutdown through Enable**
 $I_{OUT} = 2A$ 

**Short-Circuit Entry**

**Short-Circuit Recovery**





### TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ ,  $L = 4.7\mu H$ ,  $T_A = +25^\circ C$ , unless otherwise noted.

#### Load Transient

$I_{OUT} = 1A$  to  $2A$



**PIN FUNCTIONS**

| Package Pin # | Name | Description   |
|---------------|------|---|
| 1             | PG   | <b>Power good output.</b> The output of PG is an open drain. Decouple PG with a 1nF capacitor.  |
| 2             | IN   | <b>Supply voltage.</b> The MP2392 operates from a 4.2V to 24V input rail. A capacitor (C1) is required to decouple the input rail. Connect IN using a wide PCB trace.     |
| 3             | SW   | <b>Switch output.</b> Connect SW using a wide PCB trace.  |
| 4             | GND  | <b>System ground.</b> GND is the reference ground of the regulated output voltage and requires extra care during the PCB layout. Connect GND with copper traces and vias. |
| 5             | BST  | <b>Bootstrap.</b> Connect a capacitor and a resistor between SW and BST to form a floating supply across the high-side switch driver. Use a 1 $\mu$ F BST capacitor.      |
| 6             | EN   | <b>Enable.</b> Drive EN high to enable the MP2392. For automatic start-up, connect EN to IN through a 604k $\Omega$ pull-up resistor.                                     |
| 7             | SS   | <b>Soft start.</b> Connect an external capacitor to SS to program the soft-start time for the converter.  |
| 8             | FB   | <b>Feedback.</b> Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage.  |

### BLOCK DIAGRAM




Figure 1: Functional Block Diagram

## OPERATION

The MP2392 is a fully integrated, synchronous, rectified, step-down, switch-mode converter. Constant-on-time (COT) control is employed to provide fast transient response and ease loop stabilization.

At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the FB voltage ( $V_{FB}$ ) drops below the reference voltage ( $V_{REF}$ ). The HS-FET is turned on for a fixed interval determined by the one-shot on-timer. The on-timer is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range. After the on period elapses, the HS-FET is turned off until the next period begins. By repeating this operation, the converter regulates the output voltage.

Continuous conduction mode (CCM) occurs when the output current is high and the inductor current is always above zero amps. The low-side MOSFET (LS-FET) is turned on when the HS-FET is in its off state to minimize conduction loss. There is a dead short between the input and GND if both the HS-FET and LS-FET are turned on at the same time. This is called a shoot-through. To prevent a shoot-through, a dead time is generated internally between the HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

When the MP2392 works in pulse-frequency modulation (PFM) mode during light-load operation, the MP2392 reduces the switching frequency automatically to maintain high efficiency, and the inductor current drops almost to zero. When the inductor current reaches zero, the low-side driver enters tri-state (Hi-Z). The output capacitors discharge slowly to GND through the resistors R1 and R2. When  $V_{FB}$  drops below the reference voltage, the HS-FET is turned on. This operation improves device efficiency greatly when the output current is low.

Light-load operation is also called skip mode because the HS-FET does not turn on as frequently as it does in heavy-load conditions. The frequency at which the HS-FET turns on is a function of the output current. As the output current increases, the current modulator regulation time period becomes shorter, and the


HS-FET turns on more frequently. The switching frequency increases in turn. The output current reaches critical levels when the current modulator time is zero and can be determined with Equation (1):

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times F_{SW} \times V_{IN}} \quad (1)$$

The MP2392 reverts to pulse-width modulation (PWM) mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.

### Enable (EN) Control

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to  $V_{IN}$  limits the EN input current below 40 $\mu$ A to prevent damage to the Zener diode. For example, when connecting a 604k $\Omega$  pull-up resistor to  $12V_{IN}$ , then  $I_{Zener} = (12V - 2.8V) / (604k\Omega + 35k\Omega) = 14\mu A$ .



**Figure 2: Zener Diode between EN and GND**

### Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP2392 UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 4V, while its falling threshold is 3.67V.

### Soft Start (SS)

The MP2392 employs a soft start (SS) mechanism to ensure a smooth output ramping during power-up. When the MP2392 starts up, an internal current source (typically 7.3 $\mu$ A) charges up the SS capacitor to generate a soft-start voltage ( $V_{SS}$ ). When  $V_{SS}/2$  is below  $V_{REF}$ ,  $V_{SS}/2$  overrides  $V_{REF}$ . The error amplifier uses  $V_{SS}/2$  as the reference. The output voltage smoothly ramps up. Once  $V_{SS}/2$  rises above

$V_{REF}$ , the error amplifier uses  $V_{REF}$  as the reference. At this point, the soft start finishes, and the MP2392 enters steady-state operation.

The SS capacitor value can be determined with Equation (2):

$$C_{SS} \text{ (nF)} = \frac{T_{SS} \text{ (ms)} \times I_{SS} \text{ (uA)}}{2V_{REF}} \quad (2)$$

### Output Over-Voltage Protection (OVP)

The MP2392 monitors  $V_{FB}$  to detect output over-voltage. When  $V_{FB}$  becomes higher than the reference voltage, the MP2392 stops switching.

### Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MP2392 has a valley-limit control. The inductor current is monitored during the LS-FET on state. When the sensed inductor current reaches the valley current limit, the LS limit comparator turns over, and the MP2392 enters over-current protection (OCP) mode. The HS-FET waits until the valley current limit disappears before turning on again. Meanwhile, the output voltage drops until  $V_{FB}$  is below the under-voltage (UV) threshold (typically 44% below the reference). Once UV is triggered, the MP2392 enters hiccup mode to restart the part periodically.

During OCP, the device tries to recover from the over-current fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges soft start, and then attempts to soft start again automatically. If the over-current condition still remains after the soft start ends, the MP2392 repeats this operation cycle until the over-current condition is removed. Then the output rises back to the regulation level. OCP is a non-latch protection.

### Power Good (PG)

Power good (PG) indicates whether the output voltage is in the normal range or not compared to the internal reference voltage. PG is an open-drain structure and requires an external pull-up supply. During power-up, the power good output is pulled low. This indicates to the system to remain off and keeps the load on the output to a minimum. This helps reduce in-rush current at start-up.

When the output voltage is higher than 92% and lower than 120% of the internal reference voltage and the soft start is finished, the power good signal is pulled high. When the output voltage is lower than 87% after the soft start is finished, the PG signal remains low. When the output voltage is higher than 120% of the internal reference, PG is switched low. The PG signal rises high again after the output voltage drops below 107% of the internal reference voltage. The PG output is pulled low when either EN UVLO, input UVLO, OCP, or over-temperature protection (OTP) is triggered.

### Pre-Bias Start-Up


The MP2392 is designed for monotonic start-up into pre-biased loads. If the output is pre-biased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the soft-start voltage is charged as well. If the BST voltage exceeds its rising threshold voltage and  $V_{SS}/2$  exceeds the sensed output voltage at FB, the MP2392 starts to work normally.

### Thermal Shutdown

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection with a rising threshold of 2.2V and a hysteresis of 150mV.  $V_{IN}$  regulates the bootstrap capacitor voltage internally through D1, M1, R4, C3, L1, and C2 (see Figure 3). If  $V_{IN} - V_{SW}$  exceeds 3.3V, U2 regulates M1 to maintain a 3.3V BST voltage across C3.



**Figure 3: Internal Bootstrap Charger**

### Start-Up and Shutdown

If both  $V_{IN}$  and  $EN$  exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.

Three events can shut down the chip:  $EN$  low,  $V_{IN}$  low, and thermal shutdown. The shutdown procedure starts by initially blocking the signaling path to avoid any fault triggering. The internal supply rail is then pulled down.


## APPLICATION INFORMATION

### Setting the Output Voltage

The external resistor divider is used to set the output voltage. First, choose a value for R2. R2 should be chosen reasonably, since a small R2 leads to considerable quiescent current loss, but a large R2 makes FB noise-sensitive. Typically, an R2 value between 5 - 30μA provides a good balance between system stability and no-load loss. Then determine R1 with Equation (3):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2 \quad (3)$$

The feedback circuit is shown in Figure 4.



**Figure 4: Feedback Network**

Table 1 and Table 2 list the recommended parameters for common output voltages.

**Table 1: Parameters Selection for Common Output Voltages,  $V_{IN} = 19V$  <sup>(9)</sup>**

| $V_{OUT}$ (V) | R1 (kΩ) | R2 (kΩ) | RT (kΩ) | L (μH) |
|---------------|---------|---------|---------|--------|
| 1.0           | 33      | 133     | 120     | 1.5    |
| 1.2           | 40.2    | 82      | 75      | 2.2    |
| 1.5           | 40.2    | 45.3    | 47      | 2.2    |
| 1.8           | 40.2    | 32.4    | 36      | 3.3    |
| 2.5           | 40.2    | 19.1    | 24      | 3.3    |
| 3.3           | 40.2    | 13      | 20      | 4.7    |
| 5             | 40.2    | 7.68    | 15      | 6.5    |

**NOTE:**

- 9) Different output inductor values and output capacitor values may affect the selection of R1, R2, and RT. For additional component parameters, please refer to the Typical Application Circuits on page 18 to page 20.

**Table 2: Parameters Selection for Common Output Voltages,  $V_{IN} = 5V$**

| $V_{OUT}$ (V)     | R1 (kΩ) | R2 (kΩ) | RT (kΩ) | L (μH) |
|-------------------|---------|---------|---------|--------|
| 1.0               | 33      | 133     | 120     | 1.5    |
| 1.2               | 40.2    | 82      | 75      | 1.5    |
| 1.5               | 40.2    | 45.3    | 47      | 2.2    |
| 1.8               | 40.2    | 32.4    | 36      | 2.2    |
| 2.5               | 40.2    | 19.1    | 24      | 2.2    |
| 3.3               | 40.2    | 13      | 30      | 1.5    |
| 5 <sup>(10)</sup> | 40.2    | 7.68    | 15      | 2.2    |

**NOTE:**

- 10) For  $V_{OUT} = 5V$ ,  $V_{IN}$  should be no lower than  $V_{OUT}/D_{MAX}$ .

### Selecting the Inductor

The inductor is necessary for supplying constant current to the output load while being driven by the switched input voltage. A larger inductor results in less ripple current and a lower output ripple voltage. However, a larger inductor also has a larger physical footprint, higher series resistance, and lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be in the range of 30 - 60% of the maximum output current. The peak inductor current should be below the maximum switch current limit. The inductance value can be calculated Equation (4):

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (4)$$

Where  $\Delta I_L$  is the peak-to-peak inductor ripple current.

The inductor should not saturate under the maximum inductor peak current, where the peak inductor current can be calculated with Equation (5):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (5)$$

### Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For the best performance, use ceramic capacitors placed as close to  $V_{IN}$  as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations.



The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated with Equation (6):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (6)$$

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (7):

$$I_{CIN} = \frac{I_{OUT}}{2} \quad (7)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the specification.

The input voltage ripple can be estimated with Equation (8):

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (8)$$

The worst-case scenario occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (9):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{SW} \times C_{IN}} \quad (9)$$

### Selecting the Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated with Equation (10):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}}\right) \quad (10)$$

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance.

For simplification, the output voltage ripple can be estimated with Equation (11):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times F_{SW}^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (11)$$

The output voltage ripple caused by the ESR is very small. In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (12):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \quad (12)$$

Choose a larger output capacitor for a better load transient response, but be sure to consider the maximum output capacitor limitation in the design application. If the output capacitor value is too high, the output voltage cannot reach the design value during the soft-start time and fails to regulate. The maximum output capacitor value ( $C_{O\_MAX}$ ) can be limited approximately with Equation (13):

$$C_{O\_MAX} = (I_{LIM\_AVG} - I_{OUT}) \times T_{SS} / V_{OUT} \quad (13)$$

Where  $I_{LIM\_AVG}$  is the average start-up current during the soft-start period, and  $T_{SS}$  is the soft-start time.

### PCB Layout Guidelines

Efficient PCB layout of the switching power supplies is critical for stable operation. A poor layout design can result in poor line or load regulation and stability issues. For best results, refer to Figure 5 and follow the guidelines below.

1. Place the high-current paths (GND, IN, and SW) as close to the device as possible with short, direct, and wide traces.
2. Place the input capacitor as close to IN and GND as possible (within 1mm).
3. Place the external feedback resistors next to FB.
4. Keep the switching node (SW) short and away from the feedback network.









**Top Layer**

**Bottom Layer**
**Figure 5: Recommended Layout**
**Design Example**




Table 3 shows a design example when ceramic capacitors are applied.


**Table 3: Design Example**

|           |      |
|-----------|------|
| $V_{IN}$  | 19V  |
| $V_{OUT}$ | 3.3V |
| $I_{OUT}$ | 2A   |

The detailed application schematics are shown in Figure 6 through Figure 12. The typical performance and waveforms are shown in the Typical Characteristics section. For more devices applications, please refer to the related evaluation board datasheet.

**TYPICAL APPLICATION CIRCUITS (11)**

**Figure 6:  $V_{IN} = 19V$ ,  $V_{OUT} = 5V/2A$** 

**Figure 7:  $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V/2A$** 

**Figure 8:  $V_{IN} = 19V$ ,  $V_{OUT} = 2.5V/2A$**


**TYPICAL APPLICATION CIRCUITS (continued)**

**Figure 9:  $V_{IN} = 19V$ ,  $V_{OUT} = 1.8V/2A$** 

**Figure 10:  $V_{IN} = 19V$ ,  $V_{OUT} = 1.5V/2A$** 

**Figure 11:  $V_{IN} = 19V$ ,  $V_{OUT} = 1.2V/2A$**

**TYPICAL APPLICATION CIRCUITS (continued)**

**Figure 12:  $V_{IN} = 19V$ ,  $V_{OUT} = 1V/2A$** 
**NOTE:**


11) PG is an open drain. It is recommended to pull PG to a 3.3V source through a pull-up resistor (e.g.: 100kΩ).

**PACKAGE INFORMATION**


**SOT583 (1.6mmx2.1mm)**




**TOP VIEW**




**BOTTOM VIEW**



**FRONT VIEW**



**SIDE VIEW**



**RECOMMENDED LAND PATTERN**

**NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 3) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 4) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.