# **MP2330C**



24V, 3A, 650kHz, Synchronous Step-Down Converter with PG, SS, and Forced CCM in SOT583 (1.6x2.1mm) Package

# DESCRIPTION

The MP2330C is a fully integrated highfrequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. The MP2330C offers a very compact solution that achieves 3A of continuous output current with excellent load and line regulation over a wide input range. The MP2330C uses synchronous mode operation for higher efficiency over the output current load range.

Constant-on-time (COT) control operation provides very fast transient response, easy loop design, and very tight output regulation.

Full protection features include short-circuit protection (SCP), over-current protection (OCP), under-voltage protection (UVP), and thermal shutdown.

The MP2330C requires a minimal number of readily available, standard, external components and is available in a space-saving SOT583 package

# FEATURES


- Wide 4.2V to 24V Operating Input Range
- 75m $\Omega$ /40m $\Omega$  Low R<sub>DS(ON)</sub> Internal Power MOSFETs
- 200µA Low I<sub>Q</sub>
- High-Efficiency Synchronous Mode
  Operation
- Fast Load Transient Response
- 650kHz Switching Frequency
- Forced PWM Operation
- Programmable Soft-Start Time
- Power Good (PG) Indication
- Over-Current Protection (OCP) and Hiccup
- Pre-Bias Start-Up
- Thermal Shutdown
- Available in a SOT583 (1.6mmx2.1mm) Package


# **APPLICATIONS**

- Game Consoles
- Digital Set-Top Boxes
- Flat-Panel Television and Monitors
- General Purposes

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

# TYPICAL APPLICATION







### **ORDERING INFORMATION**

Part Number*	Package	Top Marking
MP2330CGTL	SOT583 (1.6mmx2.1mm)	See Below


\* For Tape & Reel, add suffix –Z (e.g.: MP2330CGTL–Z).

# **TOP MARKING**

# BDJY

### LLL

BDJ: Product code of MP2330CGTL Y: Year code LLL: Lot number



### **PACKAGE REFERENCE**



# **PIN FUNCTIONS**

Package Pin #	Name	Description
1	PG	<b>Power good output.</b> The output of PG is an open drain. Decouple PG with a 1nF capacitor.
2	VIN	<b>Supply voltage.</b> The MP2330C operates from a 4.2V to 24V input rail. A capacitor (C1) is required to decouple the input rail. Connect VIN using a wide PCB trace.
3	SW	Switch output. Connect SW using a wide PCB trace.
4	GND	<b>System ground.</b> GND is the reference ground of the regulated output voltage and requires extra care during the PCB layout. Connect GND with copper traces and vias.
5	BST	<b>Bootstrap.</b> Connect a $1\mu$ F BST capacitor and a resistor between SW and BST to form a floating supply across the high-side switch driver.
6	EN	<b>Enable.</b> Drive EN high to enable the MP2330C. For automatic start-up, connect EN to VIN through a $604k\Omega$ pull-up resistor.
7	SS	<b>Soft start.</b> Connect an external capacitor to SS program the soft-start time for the switch-mode regulator.
8	FB	<b>Feedback.</b> Connect FB to the tap of an external resistor divider from the output to GND to set the output voltage.

# ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN</sub>	0.3V to 26V
V <sub>SW</sub> 0.3V (-6.5V for	
	to 26V (28V for <10ns)
V <sub>BST</sub>	V <sub>SW</sub> + 5V
V <sub>EN</sub>	0.3V to 5V <sup>(2)</sup>
All other pins	
Continuous power dissip	ation (T <sub>A</sub> = +25°C) <sup>(3)(5)</sup>
	2.2W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	65°C to 150°C

# Recommended Operating Conditions (4)

Supply voltage (V <sub>IN</sub> )	
Output voltage (VOUT)	0.8V to 0.9 * $V_{IN}$
	or 13V max
On exeting a low offers to see	(T) 4000 to 140500

Operating junction temp. (T<sub>J</sub>)... -40°C to +125°C

### Thermal Resistance

SOT583 (1.6mmx2.1mm)	<b>θ</b> JA	θ」	
EV2330C-TL-00A <sup>(5)</sup>	. 55	. 21	°C/W
JESD51-7 <sup>(6)</sup>	130	. 60	°C/W

### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) For details on EN's ABS max rating, please refer to the Enable Control section on page 12.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation on EV2330C Board at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J (MAX)-T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 4) The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on EV2330C-TL-00A, 2-layer PCB, 64mmx48mm.
- 6) The value of  $\theta_{JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$  <sup>(7)</sup>, typical value is tested at  $T_J = +25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	l <sub>in</sub>	$V_{EN} = 0V$			10	μA
Supply current (quiescent)	lα	$V_{EN} = 2V, V_{FB} = 0.85V$		200		μA
HS switch on resistance	HS <sub>RDS(ON)</sub>	$V_{BST-SW} = 3.3V$		75		mΩ
LS switch on resistance	LS <sub>RDS(ON)</sub>			40		mΩ
Switch leakage	SWLKG	$V_{EN} = 0V$			1	μA
Low-side switching current limit OCP	ILIMIT_LS_OC		2.8	4		A
Negative current limit <sup>(8)</sup>	I <sub>NC</sub>	Voυт = 3.3V, L = 1.5μH		-1.3		А
Oscillator frequency	f <sub>sw</sub>	$V_{FB} = 0.75V$ , in CCM	485	650	815	kHz
Minimum on time <sup>(8)</sup>	TON_MIN			45		ns
Minimum off time (8)	TOFF_MIN			190		ns
Feedback voltage	VREF		789	805	821	mV
Feedback current	I <sub>FB</sub>			10	80	nA
Hiccup duty cycle (8)				25		%
EN rising threshold	VEN_RISING		1.16	1.23	1.29	V
EN hysteresis	V <sub>EN_HYS</sub>			100		mV
EN input current	I <sub>EN</sub>	$V_{EN} = 2V$		2		μA
	IEN	$V_{EN} = 0V$		0		
VIN under-voltage lockout threshold rising	INUVVth			4		V
VIN under-voltage lockout threshold hysteresis	INUVHYS			400		mV
Power good rising threshold UV	$PG_{UV_R}$		87	92	97	%V <sub>REF</sub>
Power good falling threshold UV	$PG_{UV_F}$		82	87	92	%V <sub>REF</sub>
Power good rising threshold OV	PG <sub>OV_R</sub>		115	120	125	%V <sub>REF</sub>
Power good falling threshold OV	PG <sub>OV_F</sub>		102	107	112	%V <sub>REF</sub>
Power good rising delay				50		μs
Power good falling delay				35		μs
Power good sink current capability	$V_{PG}$	Sink 1mA		0.13	0.4	V
Power good leakage current	I <sub>PG_LEK</sub>				3	μA
Soft-start current	lss		5.3	7.3	9.3	μA
Thermal shutdown (8)				150		°C
Thermal hysteresis (8)				20		°C


NOTES:

7) Not tested in production. Guaranteed by over-temperature correlation.

8) Guaranteed by design and engineering sample characterization.

# **TYPICAL CHARACTERISTICS**


 $V_{IN}$  = 19V,  $V_{OUT}$  = 3.3V, L = 3.3µH,  $F_{SW}$  = 650kHz,  $T_A$  = +25°C, unless otherwise noted.





# TYPICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 19V,  $V_{OUT}$  = 3.3V, L = 3.3µH,  $F_{SW}$  = 650kHz,  $T_A$  = +25°C, unless otherwise noted.




MP2330C Rev. 1.0 11/13/2018

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved.



# TYPICAL CHARACTERISTICS (continued)

 $V_{IN}$  = 19V,  $V_{OUT}$  = 3.3V, L = 3.3µH,  $F_{SW}$  = 650kHz,  $T_A$  = +25°C, unless otherwise noted.




#### MP2330C Rev. 1.0 www.MonolithicPower.com 11/13/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved.




# **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{\text{IN}}$  = 19V,  $V_{\text{OUT}}$  = 3.3V, L = 3.3µH, pull PG to  $V_{\text{OUT}}$  via a 100k $\Omega$  resistor,  $T_{\text{A}}$  = +25°C, unless otherwise noted.




#### Input/Output Ripple Lour = 3A 1: Vour/AC 20mV/div. H2: VIN/AC 200mV/div. CH3: Vsw 10V/div. CH4: IL 2A/div. H2: VIN/AC 2/10/2000 1/2/2000 Lour = 1/2000 1/2000 Lour = 1/2000








CH1: Vour 2V/div. CH2: VPG 5V/div. R1: ViN 10V/div. CH3: Vsw 10V/div. CH3: Vsw 10V/div. CH4: IL 5A/div.




Start-Up through Input Voltage










### MP2330C Rev. 1.0 11/13/2018




## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{\text{IN}}$  = 19V,  $V_{\text{OUT}}$  = 3.3V, L = 3.3µH, pull PG to  $V_{\text{OUT}}$  via a 100k $\Omega$  resistor,  $T_{\text{A}}$  = +25°C, unless otherwise noted.





### Start-Up through Enable Lour = 3A CH1: Vour 2V/div. CH2: VPG 5V/div. CH3: Vsw 10V/div. CH3: Vsw 10V/div. CH4: LL 5A/div. Marking and a start of the s


### Shutdown through Enable












# Short-Circuit Recovery $I_{OUT} = 0A$

MP2330C Rev. 1.0 11/13/2018 MF



# **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{\text{IN}}$  = 19V,  $V_{\text{OUT}}$  = 3.3V, L = 3.3µH, pull PG to  $V_{\text{OUT}}$  via a 100k $\Omega$  resistor,  $T_{\text{A}}$  = +25°C, unless otherwise noted.





# **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



# **OPERATION**


The MP2330C is a fully integrated, synchronous, rectified, step-down, switch-mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization.


At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the FB voltage ( $V_{FB}$ ) drops below the reference voltage ( $V_{REF}$ ). The HS-FET is turned on for a fixed interval determined by the one-shot on-timer. The on-timer is determined by both the output voltage and input voltage to make the switching frequency fairly constant over the input voltage range. After the on period elapses, the HS-FET is turned off until the next period begins. By repeating this operation, the converter regulates the output voltage.

The MP2330C operates in forced continuous conduction mode (CCM). The low-side MOSFET (LS-FET) is turned on when the HS-FET is in its off state to minimize conduction loss. There is a dead short between the input and GND if both the HS-FET and LS-FET are turned on at the same time. This is called shoot-through. To prevent shoot-through, a dead time is generated internally between the HS-FET off and LS-FET on period, or the LS-FET off and HS-FET on period.

### **Enable Control (EN)**

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator. Drive EN low to turn off the regulator. EN is clamped internally using a 2.8V series Zener diode (see Figure 2). Connecting the EN input through a pull-up resistor to V<sub>IN</sub> limits the EN input current less than 40µA to prevent damage to the Zener diode. For example, when connecting a 604k $\Omega$  pull-up resistor to 12V V<sub>IN</sub>, I<sub>Zener</sub> = (12V -2.8V) / (604k $\Omega$  + 35k $\Omega$ ) = 14µA.





### Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP2330C UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 4V, while its falling threshold is 3.6V.

### Soft Start (SS)

The MP2330C employs a soft start (SS) mechanism to ensure smooth output ramping during power-up. When the MP2330C starts up, an internal current source (typically 7.3 $\mu$ A) charges up the SS capacitor to generate a soft-start voltage (Vss). When Vss/2 is below VREF, Vss/2 overrides VREF. The error amplifier (EA) uses Vss/2 as the reference. The output voltage smoothly ramps up. Once Vss/2 rises above VREF, the EA uses VREF as the reference. At this point, the soft start finishes, and the MP2330C enters steady-state operation.

The SS capacitor value can be determined with Equation (1):

$$C_{ss}(nF) = \frac{T_{ss}(ms) \times I_{ss}(uA)}{2V_{PEF}}$$
(1)

### Over-Current Protection (OCP) and Short-Circuit Protection (SCP)

The MP2330C has a valley-limit control. The inductor current is monitored during the LS-FET on state. When the sensed inductor current reaches the valley current limit, the LS limit comparator turns over, and the MP2330C enters over-current protection (OCP) mode. The HS-FET waits until the valley current limit is removed before turning on again. Meanwhile, the output voltage drops until V<sub>FB</sub> is below the under-voltage (UV) threshold. Once UV is triggered, the MP2330C enters hiccup mode to restart the part periodically.

In OCP, the device attempts to recover from the over-current (OC) fault with hiccup mode. In hiccup mode, the chip disables the output power stage, discharges the soft start, and attempts to soft start again automatically. If the OC condition still remains after the soft start ends, the device repeats this operation cycle until the output rises back to the regulation level. OCP is a non-latch protection.



### Power Good (PG)

Power good (PG) indicates whether the output voltage is in the normal range or not compared to the internal reference voltage. PG is an open-drain structure and requires an external pull-up supply. During power-up, the power good output is pulled low. This indicates to the system to remain off and keep the load on the output to a minimum. This helps reduce inrush current during start-up.

When the output voltage is higher than 92% and lower than 120% of the internal reference voltage and the soft start is finished, the power good signal is pulled high. When the output voltage is lower than 87% after the soft start finishes, the PG signal remains low. When the output voltage is higher than 120% of the internal reference, PG is switched low. The PG signal rises high again after the output voltage drops below 107% of the internal reference voltage.

The PG output is pulled low when EN is low, VIN is low, or OCP or over-temperature protection (OTP) is triggered.

### **Pre-Bias Start-Up**


The MP2330C is designed for monotonic startup into pre-biased loads. If the output is prebiased to a certain voltage during start-up, the BST voltage is refreshed and charged, and the voltage on the soft start is charged as well. If BST voltage exceeds its rising threshold voltage, and  $V_{ss}/2$  exceeds the sensed output voltage at FB, the part begins working normally.

### **Thermal Shutdown**

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, the entire chip shuts down. When the temperature falls below its lower threshold (typically 130°C), the chip is enabled again.

### Floating Driver and Bootstrap Charging

An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection with a rising threshold of 2.2V and a hysteresis of 150mV.  $V_{IN}$  regulates the bootstrap capacitor voltage internally through D1, M1, R4, C3, L1, and C2 (see Figure 3). If  $V_{IN}$  -  $V_{SW}$  exceeds 3.3V, U2 regulates M1 to maintain a 3.3V BST voltage across C3.



### Figure 3: Internal Bootstrap Charger

### Start-Up and Shutdown

If both  $V_{IN}$  and EN exceed their respective thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.

Three events can shut down the chip: EN low,  $V_{IN}$  low, and thermal shutdown. The shutdown procedure starts by blocking the signaling path initially to avoid any fault triggering. The internal supply rail is then pulled down.



# **APPLICATION INFORMATION**

### Setting the Output Voltage

The external resistor divider is used to set the output voltage. First, choose a value for R2. R2 should be chosen reasonably since a small R2 leads to considerable quiescent current loss, but a large R2 makes FB noise-sensitive. Typically, an R2 value between 5 - 30µA provides a good balance between system stability and no-load loss. Then determine R1 with Equation (2):

$$R1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R2$$
 (2)

The feedback circuit is shown in Figure 4.




Figure 4: Feedback Network

Table 1 and Table 2 list the recommended parameters for common output voltages.

Table 1: Parameter Selection for Common Output Voltages, V<sub>IN</sub> = 19V<sup>(9)</sup>

<b>V</b> оит <b>(V)</b>	R1 (kΩ)	R2 (kΩ)	RT (kΩ)	L (µH)
1.0	33	133	120	1.5
1.2	40.2	82	75	1.5
1.5	40.2	45.3	47	2.2
1.8	40.2	32.4	36	2.2
2.5	40.2	19.1	24	3.3
3.3	40.2	13	20	3.3
5	40.2	7.68	15	4.9

NOTE

Different output inductor values and output capacitor values may affect the selection of R1, R2, and RT. For additional component parameters, please refer to the Typical Application Circuits on page 17 to page 19.

Table 2: Parameter Selection for Common
Output Voltages, V <sub>IN</sub> = 5V

<b>V</b> оит <b>(V)</b>	R1 (kΩ)	R2 (kΩ)	RT (kΩ)	L (µH)
1.0	33	133	120	1.5
1.2	40.2	82	75	1.5
1.5	40.2	45.3	47	2.2
1.8	40.2	32.4	36	2.2
2.5	40.2	19.1	24	2.2
3.3	40.2	13	30	1.5
5 <sup>(10)</sup>	40.2	7.68	15	2.2

NOTE:

10) For  $V_{OUT} = 5V$ ,  $V_{IN}$  should be not lower than 6.5V.

### Selecting the Inductor

An inductor is necessary for supplying constant current to the output load while being driven by the switched input voltage. A larger-value inductor results in less ripple current and a lower output ripple voltage. However, a larger inductor value also has a larger physical footprint, higher series resistance, and lower saturation current. A good rule for determining the inductance value is to design the peak-topeak ripple current in the inductor to be in the range of 30 - 60% of the maximum output current. The peak inductor current should be below the maximum switch current limit. The inductance value can be calculated with Equation (3):

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(3)

Where  $\Delta I_{L}$  is the peak-to-peak inductor ripple current.

The inductor should not saturate under the maximum inductor peak current, where the peak inductor current can be calculated with Equation (4):

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2F_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(4)

### Selecting the Input Capacitor

The input current to the step-down converter is and therefore discontinuous requires а capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. For the best performance, use ceramic capacitors placed as close to VIN as possible. Capacitors with X5R and X7R ceramic





dielectrics are recommended because they are fairly stable with temperature fluctuations.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated with Equation (5):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
(5)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (6):

$$I_{CIN} = \frac{I_{OUT}}{2}$$
(6)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the specification.

The input voltage ripple can be estimated with Equation (7):

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{F_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times (1 - \frac{V_{\rm OUT}}{V_{\rm IN}})$$
(7)

The worst-case scenario occurs at  $V_{IN} = 2V_{OUT}$ , shown in Equation (8):

$$\Delta V_{\rm IN} = \frac{1}{4} \times \frac{I_{\rm OUT}}{F_{\rm SW} \times C_{\rm IN}}$$
(8)

### **Selecting the Output Capacitor**

An output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times F_{\text{SW}} \times C_{\text{OUT}}})$$
(9)

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance.

For simplification, the output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{SW}}^2 \times L \times C_{\text{OUT}}} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \quad (10)$$

The output voltage ripple caused by the ESR is very small. In the case of POSCAP capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (11):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR} \quad (11)$$

Choose a larger output capacitor for a better load transient response, but be sure to consider the maximum output capacitor limitation in the design application. If the output capacitor value is too high, the output voltage cannot reach the design value during the soft-start time and will fail to regulate. The maximum output capacitor value ( $C_{o_max}$ ) can be limited approximately with Equation (12):

$$C_{\text{O}_{\text{MAX}}} = (I_{\text{LIM}_{\text{AVG}}} - I_{\text{OUT}}) \times T_{\text{ss}} / V_{\text{OUT}} \quad (12)$$


Where  $I_{\text{LIM}_{AVG}}$  is the average start-up current during the soft-start period, and  $T_{ss}$  is the soft-start time.

### PCB Layout Guidelines


Efficient PCB layout of the switching power supplies is critical for stable operation. A poor layout design can result in poor line or load regulation and stability issues. For best results, refer to Figure 5 and follow the guidelines below.

- 1. Place the high-current paths (GND, VIN, and SW) as close to the device as possible with short, direct, and wide traces.
- Place the input capacitor as close to VIN and GND as possible (recommended within 1mm).
- 3. Place the external feedback resistors next to FB.
- 4. Keep the switching node (SW) short and far away from the feedback network.









Bottom Layer Figure 5: Recommended Layout

### **Design Example**

Table 3 shows a design example when ceramic capacitors are applied.

Table 3: Design Example
-------------------------

	•
VIN	19V
Vout	3.3V
Ιουτ	3A

The detailed application schematics are shown in Figure 6 through Figure 12. The typical performance and waveforms are shown in the Typical Characteristics section. For more devices applications, please refer to the related evaluation board datasheet.



# **TYPICAL APPLICATION CIRCUITS (11)**





Figure 6: VIN = 19V, VOUT = 5V/3A






Figure 8: VIN = 19V, VOUT = 2.5V/3A



# TYPICAL APPLICATION CIRCUIT <sup>(11)</sup> (continued)





Figure 9: VIN = 19V, VOUT = 1.8V/3A






Figure 11: VIN = 19V, VOUT = 1.2V/3A



# TYPICAL APPLICATION CIRCUIT <sup>(11)</sup> (continued)




Figure 12: VIN = 19V, VOUT = 1V/3A


### NOTE:

11) PG is an open drain. It is recommend to pull PG to a 3.3V source through a pull-up resistor (i.e.:  $100k\Omega$ ).




# PACKAGE INFORMATION


SOT583 (1.6mmx2.1mm)



TOP VIEW



**BOTTOM VIEW** 



FRONT VIEW



### **RECOMMENDED LAND PATTERN**

### NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
 DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.