MP2181C



2.5V to 5.5V, 1A, Synchronous, Step-Down Converter with SS, PG, and Forced PWM in an SOT583 Package

DESCRIPTION

The MP2181C is a monolithic, step-down, switch-mode converter with built-in internal power MOSFETs. It achieves 1A of continuous output current from a 2.5V to 5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated to as low as 0.6V.

A constant-on-time (COT) control scheme provides fast transient response and eases loop stabilization. Fault protections include cycle-by-cycle current limiting and thermal shutdown.

The MP2181C is ideal for a wide range of applications including high-performance DSPs, wireless power, portable and mobile devices, and other low-power systems.

The device requires a minimal number of readily available, standard external components. It is available in an ultra-small SOT583 package.

FEATURES


- Forced PWM Operation Mode
- 1.2MHz Switching Frequency
- EN for Power Sequencing
- 1% FB Accuracy
- Wide 2.5V to 5.5V Operating Input Range
- Output Adjustable from 0.6V
- Up to 1A Output Current
- $90m\Omega$ and $50m\Omega$ Internal Power MOSFET Switches
- 100% Duty On
- Output Discharge
- Vo OVP
- External Soft Start Control
- Short-Circuit Protection with Hiccup Mode
- Power Good
- Available in an SOT583 Package

APPLICATIONS

- Wireless/Networking Cards
- Portable Instruments
- Low-Voltage I/O System Power
- Multi-Function Printers

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION



Efficiency vs. Output Current $V_{OUT} = 1.2V$, $L = 1\mu H$ (DCR = $27m\Omega$) 100 90 80 70 60 **EFFICIENCY** 50 40 30 20 VIN=5V 10 VIN=3.3V Λ 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 **OUTPUT CURRENT (A)**



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MP2181CGTL	SOT583	See Below	1

^{*} For Tape & Reel, add suffix –Z (e.g. MP2181CGTL–Z).


TOP MARKING

BMUY LLL

BMU: Product code of MP2181CGTL

Y: Year code LLL: Lot number

PACKAGE REFERENCE



2



PIN FUNCTIONS

Pin#	Name	Description
1	PG	Power good indicator. The output of this pin is an open drain.
2	VIN	Supply voltage. The MP2181C operates from a 2.5V to 5.5V unregulated input. A decoupling capacitor is required to prevent large voltage spikes from appearing at the input.
3	SW	Output switching node. SW is the drain of the internal, high-side P-channel MOSFET. Connect the inductor to SW to complete the converter.
4	GND	Ground.
5	EN	On/off control.
6	SS	Soft start. Connect a capacitor across SS and GND to set the soft-start time to avoid start-up inrush current.
7	OUT	Output voltage power rail and input sense pin for output voltage. Connect the load to this pin. An output capacitor is required to decrease the output voltage ripple.
8	FB	Feedback pin. Set the output voltage by placing an external resistor divider from the output to GND, and tapping to the FB pin.

Supply voltage (V _{IN})6.5V
V _{SW} 0.3V (-5V for <10ns)
to 6.5V (8V for <10ns)
All other pins0.3V to 6.5 V
Junction temperature 150°C
Lead temperature260°C
Continuous power dissipation $(T_A = 25^{\circ}C)^{(2)(4)}$
2.3W
Storage temperature65°C to +150°C
ESD Rating

Human-body model (HBI	M)2000V
Charged-device model (CDM)1250V

Recommended Operating Conditions (3)

Supply voltage (V _{IN})	2.5V to 5.5V
Operating junction temp (T _J)	40°C to +125°C

Thermal Resistance θ_{JA} θ_{JC}

SOT583			
EV2181C-TL-00A (4)	58	13	°C/W
JESD51-7 ⁽⁵⁾	120	55	°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX) T_A) / θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on EV2181C-TL-00A, 2-layer PCB.
- 5) Measured on JESD51-7, 4-layer PCB. The value of θ_{JA} given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values are calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 3.6V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$ (6), typical value is tested at $T_J = 25^{\circ}C$. The over-temperature limit is guaranteed by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
V _{IN} range			2.5		5.5	V
Under-voltage lockout rising threshold				2.3	2.45	V
Under-voltage lockout hysteresis threshold				350		mV
Supply current (shutdown)		$V_{EN} = 0V, T_{J} = 25^{\circ}C$		0	1	μA
Supply current (quiescent)		$V_{EN} = 2V$, $V_{FB} = 0.63V$, $V_{IN} = 3.6V$, $T_J = 25^{\circ}C$		450		μA
Feedback voltage	V_{FB}	$T_J = 25^{\circ}C$	594	600	606	mV
Leedback vollage	VFB	$T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	591	600	609	IIIV
Feedback current	I _{FB}	V _{FB} = 0.63V		50	100	nA
PFET switch on resistance	R _{DSON_P}	$V_{IN} = 5V$		90		mΩ
NFET switch on resistance	R _{DSON_N}	$V_{IN} = 5V$		50		mΩ
Switch leakage		$V_{EN} = 0V$, $V_{IN} = 6V$ $V_{SW} = 0V$ or $6V$, $T_{J} = 25$ °C		0	1	μΑ
Switching frequency	fsw	V _{IN} = 5V, V _{OUT} = 1.2V, operating under CCM		1200		kHz
NAIi(7)	1	V _{IN} = 3.6V		70		ns
Minimum on time (7)	t міn-on	V _{IN} = 2.5V		80		ns
Minimum off time (7)	t.	$V_{IN} = 3.6V$		80		ns
	tmin-off	V _{IN} = 2.5V		90		ns
PFET peak current limit				2.5		Α
NFET valley current limit				1		Α
Soft-start current	I _{SS_ON}		1.5	3	4.5	μA
Maximum duty cycle			100			%
Power good rising threshold UV		FB rising edge	87	90	93	%
Power good falling threshold UV		FB falling edge	82	85	88	%
Power good delay	PG_D	PG rising/falling edge		80		μs
Power good sink current capability	V _{PG-L}	Sink 1mA			0.4	V
Power good logic high voltage	V _{PG-H}	V _{IN} = 5V, V _{FB} = 0.6V	4.9			V
Self-bias PG		When VIN and EN are not available, PG pull-up voltage = 3.6V, pull-up resistor = 300kΩ			0.7	V



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN}=3.6V$, $T_J=-40^{\circ}C$ to $+125^{\circ}C$ $^{(6)}$, Typical value is tested at $T_J=25^{\circ}C$. The over-temperature limit is guaranteed by characterization, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power good leakage current/logic high		5V logic high			100	nA
EN turn-on delay		EN on to SW active		100		μs
EN turn-off delay		EN off to stop switching		30		μs
EN input logic low voltage					0.4	V
EN input logic high voltage			1.2			V
EN pull-down resistor				2		МΩ
Output discharge resistor	Rdis	V _{EN} = 0V, V _{OUT} = 1.2V		150		Ω
EN input current		V _{EN} = 2V		1		μΑ
EN input current		V _{EN} = 0V		0		μΑ
Output over-voltage threshold	Vovp		110%	115%	120%	V_{FB}
Vo OVP hysteresis	Vovp_hys			10%		V_{FB}
OVP delay				6		μs
Low-side current limit		Current flow from SW to GND		1.5		А
Absolute VIN OVP		After Vo OVP enable		6.1		V
Absolute VIN OVP hysteresis				160		mV
Thermal shutdown (7)				160		°C
Thermal hysteresis (7)				30		°C

Notes:


⁶⁾ Not tested in production. Guaranteed by over-temperature correlation.


⁷⁾ Guaranteed by engineering sample characterization.





TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{IN} = 3.6V$, $V_{OUT} = 1.2V$, L = H, $C_{OUT} = 44\mu F$, $T_A = 25$ °C, unless otherwise noted.






















 $V_{IN} = 3.6V$, $V_{OUT} = 1.2V$, L = H, $C_{OUT} = 44\mu F$, $T_A = 25$ °C, unless otherwise noted.




Soft-Start Time vs. Soft-Start Capacitor




Shutdown Current vs. Input Voltage




Reference Voltage vs. Temperature



Peak Current Limit vs. Temperature




 V_{IN} Rising and Falling Threshold vs. Temperature






 $V_{IN} = 3.6V$, $V_{OUT} = 1.2V$, L = H, $C_{OUT} = 44\mu F$, $T_A = 25$ °C, unless otherwise noted.


EN Rising and Falling Threshold vs. Temperature




V_{IN} OVP Rising and Falling Threshold vs. Temperature




V_{OUT} OVP Rising and Falling Threshold vs. Temperature



Switching Frequency vs. Temperature




Peak Current Limit vs. Input Voltage






 $V_{IN} = 5V$, $V_{OUT} = 1.2V$, L = H, $C_{OUT} = 44\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.



© 2019 MPS. All Rights Reserved.




 $V_{IN} = 5V$, $V_{OUT} = 1.2V$, L = H, $C_{OUT} = 44\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.





 $V_{IN} = 5V$, $V_{OUT} = 1.2V$, L = H, $C_{OUT} = 44\mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.





FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP2181C uses constant-on-time control with input voltage feed forward to stabilize the switching frequency over the full input range. It achieves 1A of continuous output current from a 2.5V to 5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated to as low as 0.6V.

Constant-On-Time (COT) Control

Compared to fixed-frequency PWM control, constant-on-time control offers a simpler control loop and a faster transient response. By using input-voltage feed forward, the MP2181C maintains a nearly constant switching frequency across the input and output voltage ranges. Estimate the switching pulse on time with Equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 0.83 \mu s \tag{1}$$

To prevent inductor current runaway during load transient, the MP2181C has a fixed minimum off time of 90ns.

Enable

When the input voltage exceeds the undervoltage lockout threshold (UVLO), typically 2V, the device is enabled by pulling the EN pin above 1.2V. Leave the EN pin floating or pull it down to ground to disable the MP2181C. There is an internal $2M\Omega$ resistor from EN to ground.

When the device is disabled, the part goes into output discharge mode automatically, and its internal discharge MOSFET provides a resistive discharge path for the output capacitor.

Soft Start

The MP2181C has an external SS pin that ramps up the output voltage at a controlled slew rate to avoid overshoot at start-up. The SS pin charge current is about $3\mu A$. The soft-start time is determined by the SS capacitor, and can be estimated with Equation (2):

$$t_{ss}(ms) = \frac{0.8 \cdot C_{ss}(nF) \cdot V_{REF}}{I_{ss}(\mu A)} + 0.06 \cdot Css(nF)$$
 (2)

Where t_{SS} is the soft start time from 10% to 90% of V_{OUT} , C_{SS} is the SS capacitor, I_{SS} is the SS pin's charge current (typically 3 μ A), and V_{REF} is the reference voltage (typically 0.6V).

Current Limit

The MP2181C typically has a 2.5A high-side switch current limit. When the high-side switch reaches its current limit, the MP2181C remains in hiccup mode until the current drops. This prevents the inductor current from continuing to rise and damaging components.

Short Circuit and Recovery

The MP2181C enters short-circuit protection mode when it hits the current limit, and tries to recover with hiccup mode. The MP2181C disables the output power stage, discharges the soft-start capacitor, and then automatically tries soft start again. If the short-circuit condition remains after soft start ends, the MP2181C repeats this cycle until the short circuit disappears and the output returns to its regulation level.

Over-Voltage Protection (Vo OVP)

The MP2181C monitors a resistor divided feedback voltage to detect an over-voltage condition. When the feedback voltage (V_{FB}) exceeds 115% of the target voltage, the controller enters a dynamic regulation period (DRP). During this period, the LS-FET is on until the LS-FET current drops to -1.5A. The output discharges to maintain the normal range.

If the OV condition still exists, the LS-FET turns on again after a 800ns time delay. The part exits this regulation period when V_{FB} drops below 105% of the reference voltage. If the dynamic regulation cannot limit V_{OUT} and the input detects the 6.1V, input OVP happens. The MP2181C stops switching and does not operate until the input voltage drops below 6V.

Power Good Indicator

The MP2181 has an open-drain output and requires an external pull-up resistor ($100k\Omega$ to $500k\Omega$) for the power good indicator. When V_{FB} exceeds 90% of the regulation voltage, V_{PG} is pulled up to V_{OUT}/V_{IN} by the external resistor. If V_{FB} exceeds this window, the internal MOSFET pulls PG to ground. The MOSFET has a maximum $R_{DS(ON)}$ below 400Ω . When the VIN and EN pins are not available, and PG has an external power supply pulled up, the PG self-bias voltage is below 0.7V.



APPLICATION INFORMATION COMPONENT SELECTION

Setting the Output Voltage

The external resistor divider sets the output voltage (see the Functional Block Diagram on page 12). Select a feedback resistor (R1) that reduces the VOUT leakage current, typically between 100Ω and $200k\Omega$. There is no strict requirement on the feedback resistor. Ensure R1 is greater than $10k\Omega$. Calculate R2 with Equation (3):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6} - 1}$$
 (3)

Figure 2 shows the feedback circuit.




Figure 2: Feedback Network

Table 1 lists the recommended resistor values for common output voltages.

Table 1: Resistor Values for Common Output Voltages

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)
1.0	200 (1%)	300 (1%)
1.2	200 (1%)	200 (1%)
1.8	200 (1%)	100 (1%)
2.5	200 (1%)	63.2 (1%)
3.3	200 (1%)	44.2 (1%)

Selecting the Inductor

Most applications work best with a $0.47\mu H$ to $4.7\mu H$ inductor. Select an inductor with a DC resistance below $25m\Omega$ to optimize efficiency.

A high-frequency, switch-mode power supply with a magnetic device has strong electromagnetic inference (EMI). Any unshielded power inductors should be avoided. Metal alloy or multiplayer chip power inductors are ideal shielded inductors since they can

decrease the influence effectively. Table 2 lists some recommended inductors.

Table 2: Suggested Inductor List

Manufacturer P/N	Inductance (µH)	Manufacturer
PIFE25201B- 1R0MS	1.0	CYNTEC CO. LTD.
1239AS-H- 1R0M	1.0	Tokyo
74438322010	1.0	Wurth
MPL-AL4020- 1R0	1.0	MPS

For most designs, the inductance value can be calculated with Equation (4):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(4)

Where ΔI_{\perp} is the inductor ripple current.

Choose an inductor current that is about 30% of the maximum load current. The maximum inductor peak current can be estimated with Equation (5):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
 (5)

Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply the AC current to the converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient. Higher output voltages may require a 44µF capacitor to improve system stability.

The input capacitor requires an adequate ripple current rating because it absorbs the input switching current. The RMS current in the input capacitor can be calculated with Equation (6):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (6)

The worst-case occurs when $V_{IN} = 2V_{OUT}$, calculated with Equation (7):



$$I_{C1} = \frac{I_{LOAD}}{2} \tag{7}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality, ceramic 0.1µF capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (8):

$$\Delta V_{\text{IN}} = \frac{I_{\text{LOAD}}}{f_{\text{SW}} \times C1} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

(8)

Selecting the Output Capacitor

The output capacitor (C2) stabilizes the DC output voltage. Ceramic capacitors are recommended. Low-ESR capacitors are preferred to limit the output voltage ripple. The output voltage ripple can be calculated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_{_{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$
(9)

Where L_1 is the inductor value and R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor.

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and causes most of the output voltage ripple. For simplification, the output voltage ripple can be estimated with Equation (10):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{SW}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

(10)

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be calculated with Equation (11):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$

(11) The characteristics of the output capacitor also affect the stability of the regulation system.

15



PCB Layout Guidelines

Proper layout of the switching power supplies is very important for proper function. Poor layout design can result in poor line or load regulation and stability issues. For the best results, refer to Figure 3 and follow the guidelines below:

- 1. Place the high-current paths (GND, IN, and SW) as close as possible to the device with short, direct and wide traces.
- 2. Place the input capacitor as close as possible to the IN and GND pins.
- 3. Place GND's output capacitor as close as possible to the chip GND pins.
- 4. Place the external feedback resistors next to the FB pin.
- 5. Keep SW short and route it away from the feedback network.
- Keep the V_{OUT} sense line as short as possible, and route it away from the power inductor and surrounding inductors.




Figure 3: Recommended PCB Layout



TYPICAL APPLICATION CIRCUITS





Figure 4: Typical Application Circuit for the MP2181C


Note: If $V_{IN} < 3.3V$, it is recommended to use more input capacitors.



PACKAGE INFORMATION

SOT583






TOP VIEW


BOTTOM VIEW







SIDE VIEW



NOTE:


1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
3) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
4) DRAWING IS NOT TO SCALE.


RECOMMENDED LAND PATTERN

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.



CARRIER INFORMATION





Part Number	Package Description	Quantity/Reel	Quantity/Tube	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP2181CGTL- Z	SOT583	5000	N/A	7 in.	8 mm	4mm

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.