

TinyPower[™] A/D Flash MCU with LCD & EEPROM

HT67F30/HT67F40/HT67F50/HT67F60

Revision: V2.10 Date: September 1, 2022

www.holtek.com



Table of Contents

Features	
CPU Features	
Peripheral Features	
General Description	
Selection Table	
Block Diagram	. 10
Pin Assignment	. 10
Absolute Maximum Ratings	. 22
D.C. Characteristics	. 22
A.C. Characteristics	. 27
ADC Characteristics	. 28
Comparator Electrical Characteristics	. 29
Power-on Reset Characteristics	. 29
LCD D.C. Characteristics	. 30
System Architecture	. 31
Clocking and Pipelining	
Program Counter	. 32
Stack	. 33
Arithmetic and Logic Unit – ALU	. 33
Flash Program Memory	
Flash Program Memory	. 34
Flash Program Memory Structure Special Vectors	. 34 . 34
Flash Program Memory Structure Special Vectors Look-up Table	. 34 . 34 . 35
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example	. 34 . 34 . 35 . 35
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming	. 34 . 34 . 35 . 35 . 35
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory	. 34 . 34 . 35 . 35 . 35 . 35
Flash Program Memory Structure	. 34 . 34 . 35 . 35 . 35 . 37 . 38
Flash Program MemoryStructureSpecial VectorsLook-up TableTable Program ExampleIn Circuit ProgrammingStructureStructureStructureStructureStructureStructureSpecial Function Register Description	. 34 . 34 . 35 . 35 . 35 . 37 . 38 . 38
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory Structure Special Function Register Description Indirect Addressing Registers – IAR0, IAR1	. 34 . 35 . 35 . 35 . 35 . 37 . 38 . 43
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory Structure Special Function Register Description Indirect Addressing Registers – IAR0, IAR1 Memory Pointers – MP0, MP1	. 34 . 34 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43
Flash Program Memory	. 34 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43 . 44
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory Structure Special Function Register Description Indirect Addressing Registers – IAR0, IAR1 Memory Pointers – MP0, MP1 Bank Pointer – BP Accumulator – ACC	. 34 . 35 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43 . 44 . 45
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory Structure Special Function Register Description Indirect Addressing Registers – IAR0, IAR1 Memory Pointers – MP0, MP1 Bank Pointer – BP Accumulator – ACC Program Counter Low Register – PCL	. 34 . 35 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43 . 44 . 45 . 45
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory Structure Special Function Register Description Indirect Addressing Registers – IAR0, IAR1 Memory Pointers – MP0, MP1 Bank Pointer – BP Accumulator – ACC	.34 .35 .35 .35 .37 .38 .43 .43 .43 .43 .44 .45 .45 .46
Flash Program Memory	. 34 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43 . 44 . 45 . 46 . 46
Flash Program Memory	. 34 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43 . 44 . 45 . 46 . 46 . 48
Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming RAM Data Memory Structure Special Function Register Description Indirect Addressing Registers – IAR0, IAR1 Memory Pointers – MP0, MP1 Bank Pointer – BP Accumulator – ACC Program Counter Low Register – PCL Look-up Table Registers – TBLP, TBHP, TBLH Status Register – STATUS	. 34 . 35 . 35 . 35 . 37 . 38 . 43 . 43 . 43 . 44 . 45 . 46 . 46 . 48

	Writing Data to the EEPROM	51
	Write Protection	51
	EEPROM Interrupt	51
	Programming Considerations	52
Os	cillator	53
	Oscillator Overview	53
	System Clock Configurations	
	External Crystal/ Ceramic Oscillator – HXT	54
	External RC Oscillator – ERC	55
	Internal RC Oscillator – HIRC	56
	External 32.768kHz Crystal Oscillator – LXT	56
	LXT Oscillator Low Power Function	57
	Internal 32kHz Oscillator – LIRC	57
	External Clock – EC	57
	Supplementary Oscillators	57
	Operating Modes and System Clocks	
	System Clocks	58
	System Operation Modes	60
	Control Register	
	Fast Wake-up	62
	erating Mode Switching and Wake-up	
	NORMAL Mode to SLOW Mode Switching	64
	SLOW Mode to NORMAL Mode Switching	
	SLOW Mode to NORMAL Mode Switching Entering the SLEEP0 Mode	
	-	66
	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode	66 66 67
	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode	66 66 67 67
	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations	66 66 67 67 67
	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up	66 66 67 67 67 68
	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations	66 66 67 67 67 68
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer	66 67 67 67 68 68 68
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source	66 67 67 67 68 68 68 69
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register	66 67 67 67 68 68 68 69 69
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source	66 67 67 67 68 68 68 69 69
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register	66 67 67 67 68 68 69 69 69 70
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation	66 67 67 68 68 69 69 70 71
Wa	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation set and Initialisation	66 67 67 68 68 69 69 70 71 71
Wa Res	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation set and Initialisation Reset Functions	 66 66 67 67 68 69 69 70 71 74
Wa Res	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation set and Initialisation Reset Functions Reset Initial Conditions	66 67 67 68 68 69 69 69 70 71 71 74 85
Wa Res	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation set and Initialisation Reset Functions Reset Functions Pull-high Resistors Port A Wake-up	 66 66 67 67 68 69 69 70 71 74 85 88 90
Wa Res	Entering the SLEEP0 Mode	 66 66 67 67 68 69 69 70 71 74 85 88 90
Wa Res	Entering the SLEEP0 Mode Entering the SLEEP1 Mode Entering the IDLE0 Mode Entering the IDLE1 Mode Standby Current Considerations Wake-up Programming Considerations tchdog Timer Watchdog Timer Clock Source Watchdog Timer Control Register Watchdog Timer Operation set and Initialisation Reset Functions Reset Functions Put/Output Ports Pull-high Resistors Port A Wake-up	 66 66 67 67 68 69 69 69 70 71 71 74 85 88 90 90



I/O Pin Structures	
Programming Considerations	
Timer Modules – TM	
Introduction	
TM Operation	100
TM Clock Source	100
TM Interrupts	100
TM External Pins	100
TM Input/Output Pin Control Registers	101
Programming Considerations	109
Compact Type TM – CTM	110
Compact TM Operation	
Compact Type TM Register Description	
Compact Type TM Operating Modes	
Compare Match Output Mode	
Timer/Counter Mode	115
PWM Output Mode	
Standard Type TM – STM	118
Standard TM Operation	
Standard Type TM Register Description	
Standard Type TM Operating Modes	
Compare Output Mode	
Timer/Counter Mode	126
PWM Output Mode	
Single Pulse Mode	128
Capture Input Mode	129
Enhanced Type TM – ETM	
Enhanced TM Operation	
Enhanced Type TM Register Description	
Enhanced Type TM Operating Modes	137
Compare Output Mode	138
Timer/Counter Mode	140
PWM Output Mode	140
Single Pulse Mode	144
Capture Input Mode	
Analog to Digital Converter	
A/D Overview	
A/D Converter Register Description	
A/D Converter Data Registers – ADRL, ADRH	
A/D Converter Control Registers – ADCR0, ADCR1, ACERL, ACERH	
A/D Operation	
A/D Input Pins	155
Summary of A/D Conversion Steps	



Programming Considerations	157
A/D Transfer Function	157
A/D Programming Example	157
Comparators	159
Comparator Operation	
Comparator Registers	
Comparator Interrupt	
Programming Considerations	160
Serial Interface Module – SIM	
SPI Interface	
SPI Registers	
SPI Communication	
I ² C Interface	
I ² C Bus Communication	
I ² C Bus Start Signal	
Slave Address	
I ² C Bus Read/Write Signal	
I ² C Bus Slave Address Acknowledge Signal	
I ² C Bus Data and Acknowledge Signal	
Serial Interface – SPIA	
SPIA Interface Operation	
SPIA Registers	
SPIA Communication	
Peripheral Clock Output	
Interrupts	
Interrupt Registers	
Interrupt Operation	
External Interrupt	
Comparator Interrupt	
Multi-function Interrupt	
A/D Converter Interrupt	
Time Base Interrupts	
Serial Interface Module Interrupt	
External Peripheral Interrupt	
Serial Interface Interrupt	
EEPROM Interrupt	
LVD Interrupt	
TM Interrupts	
Interrupt Wake-up Function	202
Programming Considerations	



Power Down Mode and Wake-up	
Entering the IDLE or SLEEP Mode	
Standby Current Considerations	
Wake-up	
Low Voltage Detector – LVD	204
LVD Register	
LVD Operation	
LCD Driver	
LCD Memory	
LCD Registers	
LCD Reset Function	
Clock Source	
LCD Driver Output	
LCD Voltage Source and Biasing	
LCD Waveform Timing Diagrams	
Programming Considerations	
Configuration Options	221
Application Circuits	
Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	
Other Operations	
Instruction Set Summary	
Table Conventions	
Instruction Definition	
Package Information	
48-pin LQFP (7mm×7mm) Outline Dimensions	
64-pin LQFP (7mm×7mm) Outline Dimensions	
80-pin LQFP (10mm×10mm) Outline Dimensions	240
	270



Note that the HT67F30/60 device, although mentioned in this datasheet, has already been phased out and is presently no longer available.

Features

CPU Features

- Operating Voltage
 - f_{SYS}= 4MHz: 2.2V~5.5V
 - f_{SYS}= 8MHz: 2.4V~5.5V
 - f_{SYS} = 12MHz: 2.7V~5.5V
 - f_{sys}= 16MHz: 4.5V~5.5V
- Up to 0.25us instruction cycle with 16MHz system clock at V_{DD} =5V
- Power down and wake-up functions to reduce power consumption
- · Six oscillators
 - External Crystal HXT
 - External 32.768kHz Crystal LXT
 - External RC ERC
 - External Clock EC
 - Internal RC HIRC
 - Internal 32kHz RC LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- · Fully integrated internal 4MHz, 8MHz and 12MHz oscillator requires no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- Up to 12-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- + Flash Program Memory: $2Kx15 \sim 12Kx16$
- RAM Data Memory: 128x8 ~ 640x8
- EEPROM Memory: 64x8 ~ 256x8
- Watchdog Timer function
- Up to 64 bidirectional I/O lines
- LCD driver function
- Multiple pin-shared external interrupts
- Multiple Timer Module for time measure, input capture, compare match output, PWM output or single pulse output function
- Serial Interfaces Module with Dual SPI and I²C interfaces
- Single Serial SPI Interface
- Dual Comparator functions
- Dual Time-Base functions for generation of fixed time interrupt signals



- Multi-channel 12-bit resolution A/D converter
- Low voltage reset function
- Low voltage detect function
- Wide range of available package types
- Flash program memory can be re-programmed up to 10,000 times
- Flash program memory data retention > 10 years
- EEPROM data memory can be re-programmed up to 100,000 times
- EEPROM data memory data retention > 10 years

General Description

The HT67FXX series of devices are Flash Memory A/D with LCD type 8-bit high performance RISC architecture microcontrollers, designed for applications that interface directly to analog signals and which require an LCD interface. Offering users the convenience of Flash Memory multiprogramming features, these devices also include a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter and dual comparator functions. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI or I²C interface functions, two popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of HXT, LXT, ERC, HIRC and LIRC oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the devices will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.



Selection Table


Most features are common to all devices, the main feature distinguishing them are Memory capacity, I/O count, TM features, stack capacity, LCD driver and package types. The following table summarises the main features of each device.

Part No.	V _{DD}	Program Memory	Data Memory	Data EEPROM	I/O	Ext. Interrupt	LCD
HT67F30	2.2V~5.5V	2Kx15	128x8	64x8	32	2	20x4 21x3 21x2
HT67F40	2.2V~5.5V	4Kx15	256x8	128x8	44	2	32x4 33x3 33x2
HT67F50	2.2V~5.5V	8Kx16	384x8	256x8	52	2	40x4 41x3 41x2
HT67F60	2.2V~5.5V	12Kx16	640x8	256x8	64	4	56x4 57x3 57x2


Part No.	A/D	Timer Module	Interface	SPI	Stack	Package
HT67F30	12-bitx8	10-bit CTMx1 10-bit ETMx1	SPI/I²C, SPI	\checkmark	4	48LQFP
HT67F40	12-bitx8	10-bit CTMx1 10-bit ETMx1 16-bit STMx1	SPI/I²C, SPI	\checkmark	8	48/64LQFP
HT67F50	12-bitx8	10-bit CTMx2 10-bit ETMx1 16-bit STMx1	SPI/I²C, SPI	\checkmark	8	48/64/80 LQFP
HT67F60	12-bitx12	10-bit CTMx2 10-bit ETMx1 16-bit STMx1	SPI/I²C, SPI	\checkmark	12	48/64/80/100 LQFP



Block Diagram




Pin Assignment




10





















Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

• HT67F30

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB5	Port B	PBPU	ST	CMOS	—
PC0~PC1	Port C	PCPU	ST	CMOS	—
PD0~PD7	Port D	PDPU	ST	CMOS	_
PE0~PE7	Port E	PEPU	ST	CMOS	—
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input		AN	_	PA3, PC1
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC0
C0X, C1X	Comparator 0, 1 output	PRM0	_	CMOS	PA0, PA5 or PE2, PE6 or PE3,PE7
TCK0, TCK1	TM0, TM1 input	_	ST	_	PA2, PA4 or PE0,PE1
TP0_0, TP0_1	TM0 I/O	TMPC0	ST	CMOS	PA0, PA7or PD0, PD1
TP1A	TM1 I/O	TMPC0	ST	CMOS	PA1 or PD2
TP1B_0, TP1B_1	TM1 I/O	TMPC0	ST	CMOS	PC0, PC1 or PD3, PD4
INTO, INT1	Ext. interrupt 0, 1	_	ST	_	PA3, PA4 or PE4,PE5
PINT	Peripheral interrupt	_	ST	_	PA4
PCK	Peripheral clock output	_		CMOS	PA5
SDI	SPI data input	_	ST	_	PC0
SDO	SPI data output	_		CMOS	PC1
SCS	SPI slave select	_	ST	CMOS	PA6
SCK	SPI serial clock	_	ST	CMOS	PA7
SCL	I ² C clock	_	ST	NMOS	PA7
SDA	I ² C data	_	ST	NMOS	PC0
SDIA	SPIA data input	_	ST	_	PA2
SDOA	SPIA data output	_		CMOS	PA3
SCSA	SPIA slave select	_	ST	CMOS	PA0
SCKA	SPIA serial clock	_	ST	CMOS	PA1
OSC1	HXT/ERC pin	СО	HXT	_	PB1
OSC2	HXT pin	СО	_	HXT	PB2
XT1	LXT pin	СО	LXT	_	PB3
XT2	LXT pin	СО		LXT	PB4
RES	Reset input	СО	ST	_	PB0
VDD	Power supply *		PWR	_	_
AVDD	ADC power supply *	_	PWR	_	-
VSS	Ground **	_	PWR	_	_
AVSS	ADC ground **	_	PWR	_	_
VLCD	LCD power supply	_	PWR	_	_

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
VMAX	IC maximum voltage, connect to VDD, VLCD1 or V1	_	PWR	—	_
V1,V2,C1,C2	LCD voltage pump	_	—	—	—
SEG0~7	LCD segment output	—	—	CMOS	PD0~PD7
SEG8~15	LCD segment output	_	—	CMOS	PE0~PE7
SEG16~19, 24	LCD segment output	_	—	CMOS	—
COM0~3	LCD common output	_	_	CMOS	—

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

AN: Analog input pin

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

**: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.

• HT67F40

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB5	Port B	PBPU	ST	CMOS	—
PC0~PC5	Port C	PCPU	ST	CMOS	—
PD0~PD7	Port D	PDPU	ST	CMOS	—
PE0~PE7	Port E	PEPU	ST	CMOS	—
PF0~PF7	Port F	PFPU	ST	CMOS	—
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN		PB5
C0-, C1-	Comparator 0, 1 input	CP0C CP1C	AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output	CP0C CP1C PRM0		CMOS	PA0, PA5 or PE2,PE6 or PE3, PE7
ТСК0~ТСК2	TM0~TM2 input	PRM1	ST	_	PA2, PA4, PC2 or PE0, PE1, PE2
TP0_0, TP0_1	ТМ0 І/О	TMPC0 PRM2	ST	CMOS	PA0, PC5 or PD0, PD1
TP1A	TM1 I/O	TMPC0 PRM2	ST	CMOS	PA1 or PD2
TP1B_0~TP1B_2	TM1 I/O	TMPC0 PRM2	ST	CMOS	PC0, PC1, PC5 or PD3,PD4,PD5



Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
TP2_0, TP2_1	ТМ2 І/О	TMPC1 PRM2	ST	CMOS	PC3, PC4 or PD6, PD7
INTO, INT1	Ext. Interrupt 0, 1	PRM1	ST	_	PA3, PA4 or PE4, PE5
PINTB	Peripheral Interrupt	PRM0	ST	_	PA4 or PC0
PCK	Peripheral Clock output	PRM0	—	CMOS	PA5 or PC1
SDI	SPI Data input	PRM0	ST	_	PC0 or PC4
SDO	SPI Data output	PRM0	—	CMOS	PC1 or PC5
SCS	SPI Slave Select	PRM0	ST	CMOS	PA6 or PC2
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PC3
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PC3
SDA	I ² C Data	PRM0	ST	NMOS	PC0 or PC4
SDIA	SPIA Data input	—	ST	_	PA2
SDOA	SPIA Data output	—	_	CMOS	PA3
SCSA	SPIA Slave Select		ST	CMOS	PA0
SCKA	SPIA Serial Clock		ST	CMOS	PA1
OSC1	HXT/ERC pin	CO	HXT		PB1
OSC2	HXT pin	CO		HXT	PB2
XT1	LXT pin	CO	LXT		PB3
XT2	LXT pin	CO		LXT	PB4
RES	Reset input	CO	ST		PB0
VDD	Power supply *	_	PWR		_
AVDD	ADC power supply *	_	PWR		_
VSS	Ground **	_	PWR		—
AVSS	ADC ground **	_	PWR	_	—
VLCD	LCD power supply	_	PWR	_	_
VMAX	IC maximum voltage, connect to VDD, VLCD1 or V1	_	PWR		_
V1,V2,C1,C2	LCD voltage pump	—	_	_	—
SEG0~7	LCD segment output	—	_	CMOS	PD0~PD7
SEG8~15	LCD segment output	_		CMOS	PE0~PE7
SEG16~23	LCD segment output	—	_	CMOS	PF0~PF7
SEG24~32	LCD segment output	—		CMOS	—
COM0~3	LCD common output	—	_	CMOS	—

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

AN: Analog input pin

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

**: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.



• HT67F50

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB7	Port B	PBPU	ST	CMOS	_
PC0~PC5	Port C	PCPU	ST	CMOS	_
PD0~PD7	Port D	PDPU	ST	CMOS	_
PE0~PE7	Port E	PEPU	ST	CMOS	_
PF0~PF7	Port F	PFPU	ST	CMOS	_
PG0~PG5	Port G	PGPU	ST	CMOS	_
AN0~AN7	ADC input	ACERL	AN	_	PA0~PA7
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input	CP0C CP1C	AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN		PA2, PC2
C0X, C1X	Comparator 0, 1 output	CP0C CP1C PRM0		CMOS	PA0, PA5 or PE2,PE6 or PE3, PE7
ТСК0~ТСК3	TM0~TM3 input	PRM1	ST		PA2, PA4, PC2, PC4 or PE0, PE1, PE2,
TP0_0, TP0_1	TM0 I/O	TMPC0 PRM2	ST	CMOS	PA0, PC5 or PD0,PD1
TP1A	TM1 I/O	TMPC0 PRM2	ST	CMOS	PA1 or PD2
TP1B_0~TP1B_2	TM1 I/O	TMPC0 PRM2	ST	CMOS	PC0, PC1, PC5 or PD3, PD4, PD5
TP2_0, TP2_1	TM2 I/O	TMPC1 PRM2	ST	CMOS	PC3, PC4 or PD6,PD7
TP3_0, TP3_1	TM3 I/O	TMPC1 PRM2	ST	CMOS	PG0, PG3 or PF0,PF1
INTO, INT1	Ext. Interrupt 0, 1	PRM1	ST	—	PA3, PA4 or PE4,PE5
PINTB	Peripheral Interrupt	PRM0	ST	—	PA4 or PC0 or PG0
PCK	Peripheral Clock output	PRM0	—	CMOS	PA5 or PC1 or PG1
SDI	SPI Data input	PRM0	ST	—	PC0 or PC4 or PG4
SDO	SPI Data output	PRM0	—	CMOS	PC1 or PC5 or PG5
SCS	SPI Slave Select	PRM0	ST	CMOS	PA6 or PC2 or PG2
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PC3 or PG3
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PC3 or PG3
SDA	I ² C Data	PRM0	ST	NMOS	PC0 or PC4 or PG4
SDIA	SPIA Data input	_	ST	_	PA2
SDOA	SPIA Data output	_	_	CMOS	PA3
SCSA	SPIA Slave Select	_	ST	CMOS	PA0
SCKA	SPIA Serial Clock	_	ST	CMOS	PA1
OSC1	HXT/ERC pin	со	НХТ	_	PB1
OSC2	HXT pin	со	_	НХТ	PB2
XT1	LXT pin	СО	LXT	_	PB3
XT2	LXT pin	со	_	LXT	PB4



Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
RES	Reset input	CO	ST	_	PB0
VDD	Power supply *	—	PWR	_	—
AVDD	ADC power supply *	—	PWR	—	—
VSS	Ground **	—	PWR	_	—
AVSS	ADC ground **	—	PWR	—	—
VLCD	LCD power supply	—	PWR	—	—
VMAX	IC maximum voltage, connect to VDD, VLCD1 or V1	_	PWR	_	_
V1,V2,C1,C2	LCD voltage pump	—	_	_	—
SEG0~7	LCD segment output	_	—	CMOS	PD0~PD7
SEG8~15	LCD segment output	—	_	CMOS	PE0~PE7
SEG16~23	LCD segment output	—	_	CMOS	PF0~PF7
SEG24~40	LCD segment output	_		CMOS	_
COM0~3	LCD common output	—		CMOS	

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

AN: Analog input pin

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

**: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.



• HT67F60

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	_
PB0~PB7	Port B	PBPU	ST	CMOS	_
PC0~PC7	Port C	PCPU	ST	CMOS	_
PD0~PD7	Port D	PDPU	ST	CMOS	_
PE0~PE7	Port E	PEPU	ST	CMOS	_
PF0~PF7	Port F	PFPU	ST	CMOS	_
PG0~PG7	Port G	PGPU	ST	CMOS	_
PH0~PH7	Port H	PHPU	ST	CMOS	_
AN0~AN11	ADC input	ACERH	AN	_	PA0~PA7, PH0~PH3
VREF	ADC reference input	ADCR1	AN	_	PB5
C0-, C1-	Comparator 0, 1 input	CP0C CP1C	AN	_	PA3, PC3
C0+, C1+	Comparator 0, 1 input	CP0C CP1C	AN	_	PA2, PC2
C0X, C1X	Comparator 0, 1 output	CP0C CP1C PRM0	_	CMOS	PA0, PA5 or PE2, PE6 or PE3, PE7
ТСК0~ТСК3	TM0~TM3 input	PRM1	ST	_	PA2, PA4, PC2, PC4 or PE0, PE1, PE2,
TP0_0, TP0_1	TM0 I/O	TMPC0 PRM2	ST	CMOS	PA0, PC5 or PD0,PD1
TP1A	TM1 I/O	TMPC0 PRM2	ST	CMOS	PA1 or PD2
TP1B_0~TP1B_2	TM1 I/O	TMPC0 PRM2	ST	CMOS	PC0, PC1, PC5 or PD3,PD4,PD5
TP2_0, TP2_1	TM2 I/O	TMPC1 PRM2	ST	CMOS	PC3, PC4 or PD6,PD7
TP3_0, TP3_1	TM3 I/O	TMPC1 PRM2	ST	CMOS	PG3, PG0 or PF0,PF1
INT0~INT3	Ext. Interrupt 0~3	PRM1	ST	_	PA3, PA4, PC4, PC5 or,PE4,PE5,PE6
PINTB	Peripheral Interrupt	PRM0	ST		PA4 or PC0 or PG0
PCK	Peripheral Clock output	PRM0		CMOS	PA5 or PC1 or PG1
SDI	SPI Data input	PRM0	ST		PC0 or PC4 or PG4
SDO	SPI Data output	PRM0	_	CMOS	PC1 or PC5 or PG5
SCS	SPI Slave Select	PRM0	ST	CMOS	PA6 or PC2 or PG2
SCK	SPI Serial Clock	PRM0	ST	CMOS	PA7 or PC3 or PG3
SCL	I ² C Clock	PRM0	ST	NMOS	PA7 or PC3 or PG3
SDA	I ² C Data	PRM0	ST	NMOS	PC0 or PC4 or PG4
SDIA	SPIA Data input	—	ST		PA2
SDOA	SPIA Data output			CMOS	PA3
SCSA	SPIA Slave Select		ST	CMOS	PA0
SCKA	SPIA Serial Clock		ST	CMOS	PA1
OSC1	HXT/ERC pin	CO	HXT	_	PB1
OSC2	HXT pin	СО		HXT	PB2
XT1	LXT pin	CO	LXT	_	PB3



Pin Name	Function	ОР	I/T	O/T	Pin-Shared Mapping
XT2	LXT pin	CO		LXT	PB4
RES	Reset input	CO	ST	_	PB0
VDD	Power supply *	_	PWR		—
AVDD	ADC power supply *	_	PWR	_	—
VSS	Ground **	_	PWR		—
AVSS	ADC ground **	_	PWR		—
VLCD	LCD power supply	_	PWR	_	—
VMAX	IC maximum voltage, connect to VDD, VLCD1 or V1	_	PWR		_
V1,V2,C1,C2	LCD voltage pump	_	_		—
SEG0~7	LCD segment output	—	—	CMOS	PD0~PD7
SEG8~15	LCD segment output	—	—	CMOS	PE0~PE7
SEG16~23	LCD segment output	_	—	CMOS	PF0~PF7
SEG24~31	LCD segment output			CMOS	PH6~PH7, PB6~PB7, PG6~PG7, PC6~PC7
SEG32~56	LCD segment output	_	_	CMOS	—
COM0~3	LCD common output	_	—	CMOS	—

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power; CO: Configuration option; ST: Schmitt Trigger input

CMOS: CMOS output; NMOS: NMOS output

AN: Analog input pin

HXT: High frequency crystal oscillator

LXT: Low frequency crystal oscillator

*: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.

**: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.

As the Pin Description Summary table applies to the package type with the most pins, not all of the above listed pins may be present on package types with smaller numbers of pins.



Absolute Maximum Ratings

Supply Voltage	V_{SS} -0.3V to V_{SS} +6.0V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
I _{OL} Total	
Total Power Dissipation	
Storage Temperature	50°C to 125°C
Operating Temperature	-40°C to 85°C
I _{OH} Total	-80mA

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

			Test Conditions		_		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
			f _{sys} =4MHz	2.2	_	5.5	V
			f _{sys} =8MHz	2.4	_	5.5	V
V _{DD}	Operating Voltage (HXT, ERC, HIRC)	_	f _{sys} =12MHz (HIRC, Crystal)	2.7	_	5.5	V
	$(\Pi X I, EKC, \Pi KC)$		f _{sys} =12MHz (Resonator)	4.5	_	5.5	V
			f _{sys} =16MHz (Crystal)	4.5	_	5.5	V
		3V	No load, f _H =455kHz, ADC off,	_	100	150	μA
		5V	WDT enable	_	300	450	μA
		3V	No load, f _H =1MHz, ADC off,	_	240	360	μA
		5V	WDT enable	_	480	720	μA
	Operating Current	3V	No load, f _H =4MHz, ADC off,		400	600	μA
	(Crystal OSC,	5V	WDT enable		0.8	1.2	mA
DD1	f _{SYS} =f _H , f _S =f _{SUB} =f _{LXT}	3V	No load, f _H =8MHz, ADC off,	_	0.8	1.2	mA
	or f _{LIRC})	5V	WDT enable	_	1.6	2.4	mA
		3V	No load, f _H =12MHz, ADC off,	_	1.2	1.8	mA
		5V	WDT enable	_	2.4	3.6	mA
		3V	No load, f _H =16MHz, ADC off,	_	1.6	2.4	mA
		5V	WDT enable	_	3.2	4.8	mA
	-	3V	No load, f _H =455kHz, ADC off,		120	180	μA
		5V	WDT enable		240	360	μA
		3V	No load, f _H =1MHz, ADC off,	_	200	300	μA
		5V	WDT enable		400	600	μA
		3V	No load, f _H =4MHz, ADC off,	_	500	750	μA
002	Operating Current (ERC OSC, f _{SYS} =f _H ,	5V	WDT enable	_	1	1.5	mA
DD2	fs=fsub=fLXT or fLIRC)	3V	No load, f _H =8MHz, ADC off,	_	1	1.5	mA
	13 130B TEXT OF TEIRC)	5V	WDT enable	_	2	3.0	mA
		3V	No load, f _H =12MHz, ADC off,	_	1.5	2.75	mA
		5V	WDT enable		3.0	4.5	mA
		5V	No load, f _H =16MHz, ADC off, WDT enable	_	4.0	6.0	μA
		3V	No load, f _H =4MHz, ADC off,	_	400	600	μA
		5V	WDT enable	_	0.8	1.2	mA
	Operating Current	3V	No load, f _H =8MHz, ADC off,		0.8	1.2	mA
DD3	(HIRC OSC, f _{SYS} =f _H , f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	WDT enable	_	1.6	2.4	mA
	IS-ISUB-ILXT UI ILIRC)	3V	No load, f _H =12MHz, ADC off,	_	1.2	1.8	mA
		5V	WDT enable	_	2.4	3.6	mA



Symbol	Deremeter		Test Conditions	Min	Turn	Merr	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
DD4	Operating Current (EC Mode, f _{SYS} =f _H ,	3V	No load, f _H =4MHz, ADC off,	_	360	480	μΑ
IDD4	fs=fsub=fLXT or fLIRC)	5V	WDT enable		720	1080	μA
		3V	No load, f _H =8MHz, f _L =f _H /2,	—	500	750	μA
		5V	ADC off, WDT enable	—	1	1.5	mA
		3V	No load, f _H =8MHz, f _L =f _H /4,	—	350	525	μA
		5V	ADC off, WDT enable		0.7	1.05	mA
	Operating Current	3V	No load, f _H =8MHz, f _L =f _H /8,	_	300	450	μA
	(Crystal OSC,	5V	ADC off, WDT enable	_	600	900	μA
DD5	fsys=fL, fs=fsub=fLXT	3V	No load, f _H =8MHz, f _L =f _H /16,		280	420	μA
	or f _{LIRC})	5V	ADC off, WDT enable		560	840	μA
		3V	No load, $f_H=8MHz$, $f_L=f_H/32$,	_	250	375	μA
		5V	ADC off, WDT enable	_	500	750	μA
		3V	No load, f _H =8MHz, fL=fH/64,		230	345	μA
DD5 (C fs' or DD6 (C fs' or DD7 (C fs' or O (C fs' or O (C fs' or O (C fs' or		5V	ADC off, WDT enable	_	440	660	μΑ
	Operating Current (Crystal OSC,	3V	No load, $f_H=4MHz$, $f_L=f_H/2$, ADC off, WDT enable		300	600	μΑ
		5V	No load, $f_H=4MHz$, $f_L=f_H/2$, ADC off, WDT enable	_	600	900	μA
DD6	f _{SYS} =f _L , f _S =f _{SUB} =f _{LXT} or f _{LIRC})	3V	No load, $f_H=4MHz$, $f_L=f_H/4$, ADC off, WDT enable	—	200	300	μA
		5V	No load, $f_H=4MHz$, $f_L=f_H/4$, ADC off, WDT enable	_	400	600	μA
		3V	No load, $f_H=12MHz$, $f_L=f_H/2$, ADC off, WDT enable	_	0.8	1.2	mA
	Operating Current (Crystal OSC, f _{SYS} =f _L , f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	No load, f _H =12MHz, f _L =f _H /2, ADC off, WDT enable	_	1.6	2.4	mA
		3V	No load, $f_H=12MHz$, $f_L=f_H/4$, ADC off, WDT enable	—	0.5	0.75	mA
		5V	No load, $f_H=12MHz$, $f_L=f_H/4$, ADC off, WDT enable		1	1.5	mA
	Operating Current	3V	No load, ADC off, WDT enable,	—	10	15	μA
DD8	(RTC OSC, f _{SYS} =f _L =f _{LXT} ,	5V	QOSC=0	_	20	30	μA
	f _s =f _{sub} =f _{LXT}) (Except HT67F50, HT67F60)	3V	No load, ADC off, WDT enable,		10	15	μA
	11107100)	5V	QOSC=1	—	20	30	μA
	Operating Current	3V	No load, ADC off, WDT enable,	—	20	30	μA
DD8a	(RTC OSC, f _{sys} =f _L =f _{LXT} ,	5V	QOSC=0	_	40	60	μA
5.504	$f_s=f_{SUB}=f_{LXT}$) (HT67F50,	3V	No load, ADC off, WDT enable,	—	20	30	μA
	HT67F60)	5V	QOSC=1	—	40	60	μA
DD9	Operating Current (LIRC OSC, f _{SYS} =f _L =f _{LIRC} ,	3V	No load, ADC off, WDT enable	_	10	15	μA
	fs=f _{SUB} =f _{LIRC}) (Except HT67F50, HT67F60)	5V		_	20	30	μA



Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Symbol	Farameter	V_{DD}	Conditions	IVIII.	Typ.	IVIAA.	Onit
I _{DD9a}	Operating Current (LIRC OSC, f _{sys} =f _L =f _{LIRC} ,	3V	No load, ADC off, WDT enable	—	20	30	μA
IDD9a	fs=f _{S∪B} =f _{LIRC}) (HT67F50, HT67F60)	5V	No load, ADC oil, WDT enable	—	40	60	μA
	Operating Current (RTC+LIRC OSC, f _{SYS} =f _L =f _{LXT} ,	3V	No load, ADC off, WDT enable,	_	10	15	μA
	$f_s=f_{SUB}=f_{LIRC}$) (Except HT67F50, HT67F60)	5V	QOSC=0	_	20	30	μA
I _{DD10a}	Operating Current (RTC+LIRC OSC, $f_{SYS}=f_L=f_{LXT}$, $f_S=f_{SUB}=f_{LIRC}$) (HT67F50, HT67F60)	3V	No load, ADC off, WDT enable, QOSC=0	_	15	30	μΑ
l	Stanby Current (Idle) (Crystal OSC,	3V	No load, system HALT, ADC off, WDT enable, f _{sys} =8MHz, SPI or		0.3	0.5	mA
I _{STB1}	f _{SYS} =f _H , f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	I ² C on, PCK on, PCK=f _{SYS} /8	—	0.5	0.8	mA
I _{STB2}	Stanby Current (Idle) (Crystal OSC, f _{sys} =off, f _s =T1)	3V	No load, system HALT, ADC off,	_	1.5	3.0	μΑ
		5V	WDT enable, f _{sys} =8MHz	—	2.5	5.0	μA
	Stanby Current (Idle) (Crystal OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT} or f _{LIRC})	3V	No load, system HALT, ADC off,		1.5	3.0	μA
I _{STB3}		5V	WDT enable, f _{sys} =8MHz	—	2.5	5.0	μA
I _{STB4}	Stanby Current (Idle)	3V	No load, system HALT, ADC off,	_	1.5	3.0	μΑ
ISTB4	(ERC OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})	5V	WDT enable, f _{SYS} =8MHz	—	2.5	5.0	μΑ
I	Stanby Current (Idle) (HIRC OSC,	3V	No load, system HALT, ADC off,	—	1.5	3.0	μA
I _{STB5}	f _{sys} =off, f _s =f _{sub} =f _{LIRC})	5V	WDT enable, f _{SYS} =8MHz	—	2.5	5.0	μA
l	Stanby Current (Idle) (Crystal OSC,	3V	No load, system HALT, ADC off,	—	1.5	3.0	μA
I _{STB7}	fsys=off, fs=fsub=fLXT or fLIRC)	5V	WDT enable, f _{sys} =8MHz/64	_	2.5	5.0	μA
I _{STB8}	Stanby Current (Idle) (RTC OSC,	3V	No load, system HALT, ADC off,		1.9	4.0	μA
10100	fsys=fL=fLXT, fs=fSUB=fLXT)	5V	WDT enable, f _{sys} =32768Hz		3.3	7.0	μA
	Stanby Current (Idle)	3V	No load, system HALT, ADC off,	_	1.5	3.0	μA
I _{STB9}	(RTC OSC, f _{sys} =off, f _s =T1)	5V	WDT enable, f _{sys} =32768Hz	_	2.5	5.0	μA

HT67F30/HT67F40/HT67F50/HT67F60 TinyPower™ A/D Flash MCU with LCD & EEPROM



Symbol	Daramatar		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	win.	Тур.	wax.	Unit
lama	Stanby Current (Idle)	3V	No load, system HALT, ADC off,		1.5	3.0	μA
I _{STB10}	(RTC OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})	5V	WDT enable, f _{sys} =32768Hz	_	2.5	5.0	μA
I	Stanby Current (Idle) (LIRC OSC,	3V	No load, system HALT, ADC off,		1.5	3.0	μA
I _{STB11}	f _{SYS} =off, f _S =f _{SUB} =f _{LIRC})	5V	WDT enable, f _{SYS} =32kHz		2.5	5.0	μA
I _{STB12}	Stanby Current (Idle)	3V	No load, system HALT, ADC off,		1.5	3.0	μA
1511512	(RTC OSC, f_{SYS} =off, f_{S} = f_{SUB} = f_{LIRC})	5V	WDT enable, f _{sys} =32768Hz	_	2.5	5.0	μA
I _{STB13}	Stanby Current (Sleep) (Crystal OSC,	3V	No load, system HALT, ADC off,		0.1	1	μA
151813	fsys=Off, fs=fsub=fLXT or fLIRC)	5V	WDT disable, f _{sys} =12MHz	_	0.3	2	μA
I _{STB14}	Stanby Current (Sleep) (Crystal OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})	3V	No load, system HALT, ADC off,		1.5	3.0	μA
1511514		5V	WDT enable, f _{sys} =12MHz	_	2.5	5.0	μA
I _{STB15}	Stanby Current (Sleep) (Crystal	3V	No load, system HALT, ADC off,	_	1.5	3.0	μA
1511515	OSC, fsys=off, fs=fsub=fLIRC)	5V	WDT enable, f _{sys} =12MHz	_	2.5	5.0	μA
I _{STB16}	Stanby Current (Sleep)	3V	No load, system HALT, ADC off,	_	0.1	1	μA
151816	(RTC OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT} or f _{LIRC})	5V	WDT disable, f _{sys} =32768Hz	_	0.3	2	μA
I _{STB17}	Stanby Current (Sleep)	3V	No load, system HALT, ADC off,	_	1.5	3.0	μA
151817	(RTC OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT})	5V	WDT enable, f _{sys} =32768Hz	_	2.5	5.0	μA
I _{STB18}	Stanby Current (Sleep) (Crystal OSC, f _{SYS} =off, f _S =f _{SUB} =f _{LXT} or f _{LIRC})		No load, system HALT, ADC off, WDT disable, f _{SYS} =12MHzHz, LVR enable and LVDEN=1	_	20	30	μΑ
VIL1	Input Low Voltage for I/O Ports, TMR and INTB		_	0		0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports, TMR and INTB	_	_	0.7V _{DD}	_	V _{DD}	V
VIL2	Input Low Voltage (RES)		_	0		0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	—	_	0.9V _{DD}	_	V _{DD}	V



Cumb al	Test Conditions		Min	Turn	Max	Unit	
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
V _{LVR1}			LVR Enable, 2.1V option		2.1		V
V _{LVR2}	Low Voltage Reset		LVR Enable, 2.55V option	-5%×	2.55	+5%×	V
V _{LVR3}	Voltage	_	LVR Enable, 3.15V option	Тур.	3.15	Тур.	V
V _{LVR4}	-		LVR Enable, 4.2V option		4.2		V
I _{LVR}	Low Voltage Reset Current	_	LVR Enable, LVDEN=0		20	30	μA
V _{LVD1}			LVDEN = 1, V _{LVD} = 2.0V		2.0		V
V _{LVD2}	-		LVDEN = 1, V _{LVD} = 2.2V		2.2		V
V _{LVD3}	_		LVDEN = 1, V _{LVD} = 2.4V		2.4		V
V _{LVD4}	Low Voltage		LVDEN = 1, V _{LVD} = 2.7V	-5%×	2.7	+5%×	V
V _{LVD5}	Detector Voltage	_	LVDEN = 1, V _{LVD} = 3.0V	Тур.	3.0	Тур.	V
V _{LVD6}	_		LVDEN = 1, V _{LVD} = 3.3V		3.3		V
V _{LVD7}			LVDEN = 1, V _{LVD} = 3.6V		3.6		V
Vlvd8			LVDEN = 1, V _{LVD} = 4.4V		4.4		V
LVD1	Low Voltage		LVR disable, LVDEN = 1	_	20	30	μA
LVD2	Detector Current	_	LVR enable, LVDEN = 1	_	30	45	μA
lol	I/O Port Sink	3V	Vol=0.1Vdd	4	8	_	mA
IOL	Current	5V	Vol=0.1Vdd	10	20	_	mA
	I/O Port, Source	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
Іон	Current	5V	V _{OH} =0.9V _{DD}	-5	-10	_	mA
_	Pull-high	3V	_	20	60	100	kΩ
Rph	Resistance of I/O Ports	5V	_	10	30	50	kΩ
AV _{DD}	Analog operating voltage	_	V _{REF} =AV _{DD}	2.7	_	5.5	V
V _{BG}	Bandgap reference with buffer voltage	_	_	-3%× Typ.	1.19	+3%× Typ.	V
BG	Bandgap reference with buffer driving current		V _{BG} is used, LVR disable, LVDEN=0 (OPA enabled)	_	200	400	μA



A.C. Characteristics

Oursels of	Parameter	Test Conditions		Min	True	Max	11
Symbol		V _{DD}	Conditions	Min.	Тур.	Max.	Unit
			2.2~5.5V	DC	_	4	MHz
			2.4~5.5V	DC	_	8	MHz
fсрu	Operating Clock	_	2.7~5.5V	DC	_	12	MHz
			4.5~5.5V	DC	_	16	MHz
			2.2~5.5V	0.4	_	4	MHz
			2.2~5.5V	0.4	_	8	MHz
f _{sys}	System clock (HXT)	_	2.7~5.5V (Crystal)	0.4	_	12	MHz
			4.5~5.5V (Resonator)	0.4	_	12	MHz
			4.5~5.5V (Crystal)	0.4	_	16	MHz
		3V/5V	Ta=25°C	-2%	4	+2%	MHz
		3V/5V	Ta=25°C	-2%	8	+2%	MHz
		5V	Ta=25°C	-2%	12	+2%	MHz
		3V/5V	Ta=0~70°C	-5%	4	+5%	MHz
		3V/5V	Ta=0~70°C	-5%	8	+5%	MHz
	System clock	5V	Ta=0~70°C	-5%	12	+5%	MHz
		2.2V~3.6V	Ta=0~70°C	-10%	4	+10%	MHz
		3.0V~5.5V	Ta=0~70°C	-10%	4	+10%	MHz
f _{HIRC}	(HIRC)	2.4V~3.6V	Ta=0~70°C	-7%	8	+7%	MHz
		3.0V~5.5V	Ta=0~70°C	-7%	8	+7%	MHz
		3.0V~5.5V	Ta=0~70°C	-7%	12	+7%	MHz
		2.2V~3.6V	Ta=-40~85°C	-10%	4	+10%	MHz
		3.0V~5.5V	Ta=-40~85°C	-10%	4	+10%	MHz
		2.4V~3.6V	Ta=-40~85°C	-10%	8	+10%	MHz
		3.0V~5.5V	Ta=-40~85°C	-10%	8	+10%	MHz
		3.0V~5.5V	Ta=-40~85°C	-10%	12	+10%	MHz
		5V	Ta = 25°C External R _{ERC} = 150kΩ	-2%	4	+2%	MHz
		5V	Ta = 0~70°C External R _{ERC} = 150kΩ	-5%	4	+5%	MHz
f _{ERC}	System clock (ERC)	5V	Ta = -40~85°C External R _{ERC} = 150kΩ	-7%	4	+7%	MHz
		3.0V~5.5V	Ta = -40~85°C External R _{ERC} = 150kΩ	-9%	4	+9%	MHz
		2.2V~5.5V	Ta = -40~85°C External R _{ERC} = 150kΩ	-12%	4	+12%	MHz
f _{SYS4}	System Clock (32768 Crystal)		_		32768		Hz
t _{RES}	External reset low pulse width		_	1			μs
	System start-		f _{SYS} =XTAL or RTC OSC	_	1024	1025	
tsst	up timer period (wake-up from	n f	fsys=ERC or HIRC OSC		15	17	tsys
	HALT)		fsys=LIRC OSC	_	1	3	



Cumple of	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol	Farameter	VDD	Conditions		Тур.	iviax.	Unit
tint	Interrupt pulse width	_	_	1	_	_	t _{sys}
t _{LVR}	Low Voltage Width to Reset	_	_	120	240	480	μs
t _{LVD}	Low Voltage Width to Interrupt	_	_	20	45	90	μs
		_	For all V _{LVD} , LVR disable	15			μs
tuvoc	LVDO stable time	_	For V _{LVD} disable, LVR enable	25	_	_	μs
t _{BGS}	VBG turn on stable time	_	_	10		_	ms
t _{AD}	A/D Clock Period	2.7~5.5V	_	0.5		100	μs
tadc	AD Conversion Time ^(note2)	2.7~5.5V	12 bit ADC	_	16		t _{AD}
t _{on2st} (#)	ADC on to ADC start	2.7~5.5V	_	2	_		μs
t _{EERD}	EEPROM Read Time		_	1	2	4	t _{sys}
t _{EEWR}	EEPROM Write Timet			1	2	4	ms

ADC Characteristics

							Ta=25°C
Cumb al	Demonster		Test Conditions		True	Max.	11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	wax.	Unit
AV _{DD}	ADC Operating Voltage	_	_	2.7		5.5	V
Vadi	AD Input Voltage	_	_	0	_	VREF	V
VREF	ADC Reference Voltage	_	_	2		AVDD	V
DNL	Differential Non-linearity	5V	t _{AD} = 1.0µs	_	1	2	LSB
INL	Integral Non-linearity	5V	t _{AD} = 1.0µs	_	2	4	LSB
	Additional Power	3V	No load, t _{AD} = 0.5µs	_	0.90	1.35	mA
I _{ADC}	Consumption if A/D Converter is Used	5V	No load, t _{AD} = 0.5µs		1.20	1.80	mA
t _{ADCK}	A/D Clock Period	_	_	0.5		10	μs
t _{ADC}	A/D Conversion Time (Include A/D Sample and Hold Time)	_	12-bit ADC	_	16	_	t _{adck}
t _{sн}	A/D Sampling Time				4	_	t _{ADCK}

Note: 1. $t_{SYS}=1/f_{SYS}$

- 2. * For f_{ERC} , as the resistor tolerance will influence the frequency a precision resistor is recommended.
- 3. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1µF decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.




Comparator Electrical Characteristics

							Ta=25°C
Symbol	Parameter	Test Conditions		Min.	True	Max.	Unit
		V _{DD}	Conditions		Тур.	IVIAX.	Unit
V _{CMP}	Comparator Operating Voltage	_	_	2.2	_	5.5	V
CMD	Comparator Operating Current	3V	_	_	37	56	А
		5V	_	_	130	200	А
V _{CMPOS}	Comparator Input Offset Voltage	_	_	10		10	mV
V _{HYS}	Hysteresis Width	_	_	20	40	60	mV
V _{CM}	Comparator Common Mode Voltage Range	_		Vss		V _{DD} -1.4V	V
Aol	Comparator Open Loop Gain	_	_	60	80	_	dB
t _{PD}	Comparator Response Time	_	With 100mV overdrive (Note)	_	200	400	Ns

Note: Measured with comparator one input pin at $V_{CM} = (V_{DD}-1.4)/2$ while the other pin input transition from V_{SS} to $(V_{CM} + 100 \text{mV})$ or from V_{DD} to $(V_{CM} - 100 \text{mV})$.

Power-on Reset Characteristics

							Ta=25°C
Symbol	Parameter	Test Conditions		Min.	Turn	Max.	Unit
Symbol		V _{DD}	Conditions	IVIIII.	Тур.	WidX.	Unit
VPOR	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{VDD}	V _{DD} Raising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t _{POR}	Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset		_	1			Ms





LCD D.C. Characteristics

Symbol	Parameter	VDD	Condition	Min.	Тур.	Max.	Unit
Standby Current (Idle) Istan (fsys, fwpt off, fs= fsup =	3	No load, system HALT, LCD on, WDT off, C type		6	10	μA	
STB1	32768 or 32K RC OSC)	5	V _{LCD} =V _{DD} , 1/2 Bias,	_	10	15	μA
STB2	Standby Current (Idle) (fsys, fwpt off, fs= fsub =	3	No load, system HALT, LCD on, WDT off, C type		6	10	μA
13102	32768 or 32K RC OSC)	5	V _{LCD} = V _{DD} , 1/3 Bias,		10	15	μA
STB3	Standby Current (Idle) (f _{SYS} , f _{WDT} off, fs= f _{SUB} =	3	No load, system HALT, LCD on, WDT off, R type		13.5	20	μA
15183	32768 or 32K RC OSC)	5	V _{LCD} =V _D D, 1/2 bias(I _{BIAS} =7.5µA)	_	22.5	40	μA
I _{STB4}	Standby Current (Idle) (fsys, fwpt off, fs= fsug =	3	No load, system HALT, LCD on, WDT off, R type		21	40	μA
15184	32768 or 32K RC OSC)	5	V _{LCD} =V _{DD} , 1/2 bias(I _{BIAS} =15µA)	_	35	60	μA
I _{STB5}	Standby Current (Idle) (fsys, fwpt off, fs= fsub =	3	No load, system HALT, LCD on, WDT off, R type		51	80	μA
131 83	32768 or 32K RC OSC)	5	V _{LCD} =V _{DD} , 1/2 bias(I _{BIAS} =45µA)	_	85	160	μA
Standby Current (Idle) stb6 (fsys, fwpt off, *fs= fsub =	3	No load, system HALT, LCD on, WDT off, R type		96	160	μA	
13180	%32768 or 32K RC OSC)	5	V _{LCD} =V _{DD} , 1/2 bias(I _{BIAS} =90µA)	_	160	320	μA
STB7	Standby Current (Idle) (f _{SYS} , f _{WDT} off, fs= f _{SUB} = 32768 or 32K RC OSC)	3	No load, system HALT, LCD on, WDT off, R type		11	20	μA
316/		5	V _{LCD} =V _{DD} , 1/3 bias(I _{BIAS} =7.5µA)	_	18.3	40	μA
I _{STB8}		3	No load, system HALT, LCD on, WDT off, R type		16	25	μΑ
131 80		5	V _{LCD} =V _{DD} , 1/3 bias(I _{BIAS} =15µA)	_	26.6	50	μA
Istandby Current (Idle) (fsys, fwpt off, fs= fsub = 32768 or 32K RC OSC)		3	No load, system HALT, LCD on, WDT off, R type		36	50	μA
		5	V _{LCD} =V _{DD} , 1/3 bias(I _{BIAS} =45µA)	_	60	100	μA
Istandby Current (Idle) (f_{SYS} , f_{WDT} off, $f_{S=} f_{SUB}$ =32768 or 32K RC OSC)		3	No load, system HALT, LCD on, WDT off, R type		66	100	μA
	5	V _{LCD} =V _{DD} , 1/3 bias(I _{BIAS} =90µA)	_	110	200	μA	
OL2	LCD Common and Segment Sink Current	3	V _{OL} =0.1V _{LCD}	210	420	-	μA
		5		350	700	—	μA
	LCD Common and	3	Vон=0.9VI ср	-80	-160	—	μA
	Segment Source Current	5		-180	-360	—	μA




System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either a HXT, LXT, HIRC, LIRC, EC or ERC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

	Program Counter				
Device	Program Counter High Byte	PCL Register			
HT67F30	PC10~PC8				
HT67F40	PC11~PC8	PCL7~PCL0			
HT67F50	PC12~PC8	PCL/~PCL0			
HT67F60	PC13~PC8				

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly, however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.




Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has multiple levels depending upon the device and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Device	Stack Levels
HT67F30	4
HT67F40/HT67F50	8
HT67F60	12

Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI



Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device series the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure


The Program Memory has a capacity of 2Kx15 bits to 12Kx16 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

Device	Capacity	Banks
HT67F30	2Kx15	0
HT67F40	4Kx15	0
HT67F50	8Kx16	0
HT67F60	12Kx16	0, 1

The HT67F60 has its Program Memory divided into two Banks, Bank 0 and Bank 1. The required Bank is selected using Bit 5 of the BP Register.

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.







Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD[m]" or "TABRDL[m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as0.

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K Program Memory of the HT67F30. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a



5-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

MCU Programming Pins	Function
PA0	Serial Data Input/Output
PA2	Serial Clock
RES	Device Reset
VDD	Power Supply
V _{SS}	Ground


The Program Memory and EEPROM data memory can both be programmed serially in-circuit using this 5-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the devices are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process the RES pin will be held low by the programmer disabling the normal operation of the microcontroller and taking control of the PA0 and PA2 I/O pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.

Table Read Program Example

tempreq1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
mov a,06h address	; initialise low table pointer - note that this
mov tblp,a	; is referenced
mov a,07h tbhp,a :	; initialise high table pointer
: tabrd tempreg1 pointer data at program	; transfers value in table referenced by table
TBLH	; memory address 706H transferred to tempreg1 and
dec tblp	; reduce value of table pointer by one
tabrd tempreg2 pointer data at program	; transfers value in table referenced by table
	; memory address 705H transferred to tempreg2 and
TBLH in this	; example the data 1AH is transferred to tempreq1
and data OFH to	, champie che data ini io cranorerica co compregi
	; register tempreg2
-	
org 700h	; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, : :	00Eh, 00Fh, 01Ah, 01Bh





Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

Programmer Pin	MCU Pins
RES	PB0
DATA	PA0
CLK	PA2

Programmer and MCU Pins

RAM Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored. Divided into three sections, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device.

Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control. The third area is reserved for the LCD Memory. This special area of Data Memory is mapped directly to the LCD display so data written into this memory area will directly affect the displayed data.

The addresses of the LCD Memory area overlap those in the General Purpose Data Memory area. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value.




Structure

The Data Memory is subdivided into several banks, all of which are implemented in 8-bit wide RAM. The Data Memory located in Bank 0 is subdivided into two sections, the Special Purpose Data Memory and the General Purpose Data Memory.

The start address of the Data Memory for all devices is the address 00H. Registers which are common to all microcontrollers, such as ACC, PCL, etc., have the same Data Memory address. The LCD Memory is mapped into Bank 1. The Banks 2 to 5 contain only General Purpose Data Memory for those devices with larger Data Memory capacities. As the Special Purpose Data Memory registers are mapped into all bank areas, they can subsequently be accessed from any bank location.

Device	Capacity	Banks
HT67F30	128x8	0: 80H~FFH 1: 80H~98H
HT67F40	256x8	0: 80H~FFH 1: 80H~A0H 2: 80H~FFH
HT67F50	384x8	0: 80H~FFH 1: 80H~A8H 2: 80H~FFH 3: 80H~FFH
HT67F60	640x8	0: 80H~FFH 1: 80H~B8H 2: 80H~FFH 3: 80H~FFH 4: 80H~FFH 5: 80H~FFH



Data Memory Structure - HT67F30/40/50/60



	Bank 0, 1, 2		Bank 0, 2	
00H	IAR0	30H	ADO	CR0
01H	MP0	31H	ADO	CR1
02H	IAR1	32H	ACE	ERL
03H	MP1	33H	Unu	
04H	BP	34H	CP	0C
05H	ACC	35H	CP	1C
06H	PCL	36H	SIM	1C0
07H	TBLP	37H	SIM	-
08H	TBLH	38H	SI	
09H	TBHP	39H	SIMA/S	SIMC2
0AH	STATUS	3AH	TM	
0BH	SMOD	3BH	TM	DC1
0CH	LVDC	3CH	TM	
0DH	INTEG	3DH	TMC)DH
0EH	WDTC	3EH	TM	
0FH	TBC	3FH	TMC	
10H	INTC0	40H	Unused	EEC
11H	INTC1	41H	EE	
12H	INTC2	42H	EE	
13H	Unused	43H	TMF	
14H	MFI0	44H	Unu	
15H	MFI1	45H	PR	
16H	MFI2	46H	PR	
17H	MFI3	47H	PR	
18H	PAWU	48H		1C0
19H	PAPU	49H	TM	
1AH	PA	4AH	TM	
1BH	PAC	4BH	TM	
1CH	PBPU	4CH	TM1	
1DH	PB	4DH	TM	
1EH	PBC	4EH	TM1	
1FH	PCPU	4FH	TM	
20H	PC	50H	TM1	
21H	PCC	51H	LCDO	-
22H	PD	52H	LCDO	
23H	PDC	53H	LCDO	
24H	PDPU	54H	Unu	
25H	PEPU	55H	SPI/	
26H	PE	56H	SPI	
27H	PEC	57H	SPI	
28H	Unused	58H	Unu	
29H	Unused	59H	Unu	
2AH	Unused	5AH	Unu	
2BH	Unused	5BH	Unu	
2CH	Unused	5CH	Unu	
2DH	Unused	5DH	Unu	
2EH	ADRL	5EH	Unu	
2FH	ADRH	5FH	Unu	sea

HT67F30 Special Purpose Data Memory



	Bank 0, 1		Bank 0	Bank 1
00H	IAR0	40H	Unused	EEC
01H	MP0	41H	EE	
02H	IAR1	42H	EE	
03H	MP1	43H	TMF	
04H	BP	44H	TMF	-
05H	ACC	45H	PR	-
06H	PCL	46H	PR	
07H	TBLP	47H	PR	
08H	TBLH	48H	TM	
09H	TBHP	49H	TM	
0AH	STATUS	4AH	TM	
0BH	SMOD	4BH	TM	
0CH	LVDC	4CH	TM1	
0DH	INTEG	4DH	TM	
0EH	WDTC	4EH	TM1	
0FH	TBC	4FH	TM	
10H	INTC0	50H	TM1	
11H	INTC1	51H	TM2	
12H	INTC2	52H	TM2	
13H	Unused	53H	TM2	
14H	MFIO	54H	TM2	
15H	MFI1	55H	TM2	
16H	MFI2	56H	TM2	
17H	MFI3	57H	TM2	
18H	PAWU	58H	Unu	
19H	PAPU	59H	Unu	
1AH	PA	5AH	Unu	
1BH	PAC	5BH	Unu	
1CH	PBPU	5CH	Unu	
1DH	PB	5DH	Unu	
1EH	PBC	5EH	Unu	
1FH	PCPU	5FH	Unu	
20H	PC	60H	LCDO	
21H	PCC	61H	LCDC	
22H	PDPU	62H	LCDC	
23H	PD	63H	LCDC	
24H	PDC	64H	SPI/	
25H	PEPU	65H	SPI	-
26H	PE	66H	SPI	
27H	PEC	67H	Unu	
28H	PFPU	68H	Unu	
29H	PF	69H	Unu	
2AH	PFC	6AH	Unu	
2BH	Unused	6BH	Unu	
2CH	Unused	6CH	Unu	
2DH	Unused	6DH	Unu	
2EH	ADRL	6EH	Unu	
2FH	ADRH	6FH	Unu	
30H	ADCR0 ADCR1	70H	Unu	
31H 32H	ACERL	71H	Unu	
32H 33H	Unused	72H 73H	Unu Unu	
33H 34H	CP0C	73H 74H	Unu Unu	
34H 35H	CPUC CP1C	74H 75H	Unu Unu	
35H 36H	SIMC0	75H 76H	Unu	
30H	SIMC0	70H	Unu	
38H	SIMC	78H	Unu	
зоп 39Н	SIMA/SIMC2	78H 79H	Unu	
39H 3AH	TM0C0	79H 7AH	Unu	
3BH	TM0C0	7AH 7BH	Unu	
3CH	TMODL	7CH	Unu	
3DH	TMODE	7CH 7DH	Unu	
3EH	TMODH	7EH	Unu	
3FH	TMOAL	7FH	Unu	
5111		ן וררזן	Ullu	Jeu

HT67F40 Special Purpose Data Memory



	Bank 0, 1, 2		Bank 0, 2	Bank 1
00H	IAR0	40H	Unused	EEC
01H	MP0	41H	EE	
02H	IAR1	42H	EE	
03H	MP1	43H	TMF	
04H	BP	44H	TMF	PC1
05H	ACC	45H	PR	M0
06H	PCL	46H	PR	M1
07H	TBLP	47H	PR	
08H	TBLH	48H	TM1	
09H	TBHP	49H	TM1	-
0AH	STATUS	4AH	TM1	-
0BH	SMOD	4BH	TM1	
0CH	LVDC	4CH	TM1	
0DH	INTEG	4DH	TM	
0EH	WDTC	4EH	TM1	
0FH	TBC	4FH	TM	
10H 11H	INTC0 INTC1	50H	TM1 TM2	
12H	INTC2	51H 52H	TM2	
13H	Unused	52H	TM2	
14H	MFI0	54H	TM2	
15H	MFI1	55H	TM2	
16H	MFI2	56H	TM2	
17H	MFI3	57H	TM2	
18H	PAWU	58H	TM3	
19H	PAPU	59H	TM3	
1AH	PA	5AH	TM3	3DL
1BH	PAC	5BH	TM3	
1CH	PBPU	5CH	TM3	
1DH	PB	5DH	TM3	
1EH	PBC	5EH	Unu	
1FH	PCPU	5FH	Unu	
20H	PC	60H	LCDC	
21H	PCC PDPU	61H		
22H 23H	PDPU	62H 63H	LCDC	
23H 24H	PDC	63H 64H	SPI/	
24H 25H	PEPU	65H	SPI/	
26H	PE	66H	SPI SPI	
27H	PEC	67H	Unu	
28H	PFPU	68H	Unu	
29H	PF	69H	Unu	
2AH	PFC	6AH	Unu	sed
2BH	PGPU	6BH	Unu	sed
2CH	PG	6CH	Unu	sed
2DH	PGC	6DH	Unu	sed
2EH	ADRL	6EH	Unu	
2FH	ADRH	6FH	Unu	
30H	ADCR0	70H	Unu	
31H	ADCR1	71H	Unu	
32H	ACERL	72H	Unu	
33H	Unused	73H	Unu	
34H 35H	CP0C CP1C	74H	Unu	
36H	SIMC0	75H 76H	Unu Unu	
30H 37H	SIMC0 SIMC1	70H	Unu	
38H	SIMD	78H	Unu	
39H	SIMD SIMA/SIMC2	70H	Unu	
3AH	TM0C0	7AH	Unu	
3BH	TM0C0	7BH	Unu	
3CH	TMODL	7CH	Unu	
3DH	TM0DH	7DH	Unu	
3EH	TM0AL	7EH	Unu	sed
3FH	TM0AH	7FH	Unu	sed

HT67F50 Special Purpose Data Memory



	Bank 0, 1, 2, 3, 4	Bar	nk 0, 2, 3, 4	Bank 1
оонГ	IAR0	40H	Unused	EEC
01H	MP0	41H	EE	A
02H	IAR1	42H	EE	D
03H	MP1	43H	TMF	0O
04H	BP	44H	TMF	°C1
05H	ACC	45H	PRI	M0
06H	PCL	46H	PRI	V1
07H	TBLP	47H	PRI	M2
08H	TBLH	48H	TM1	
09H	TBHP	49H	TM1	-
0AH	STATUS	4AH	TM1	
OBH	SMOD	4BH	TM1	
0CH	LVDC	4CH	TM1	
0DH	INTEG	4DH	TM1	=
0EH	WDTC	4EH	TM1	
0FH	TBC	4FH	TM1	
10H	INTC0	50H	TM1	
11H	INTC1	51H	TM2	
12H	INTC2	52H	TM2	
13H	INTC3	53H	TM2	
14H	MFIO	54H	TM2	
15H	MFI1	55H	TM2	
16H	MFI2	56H	TM2	
17H	MFI3	57H	TM2	
18H	PAWU	58H	TM3	
19H	PAPU	59H	TM3	
1AH	PA	5AH	TM3	
1BH	PAC	5BH	TM3	
1CH	PBPU	5CH	TM3	=
1DH	PB	5DH	TM3	
1EH	PBC	5EH	Unu	
1FH	PCPU	5FH	Unu	
20H	PC PCC	60H		
21H 22H	PDPU	61H		
22H 23H	PDP0	62H		-
23H 24H	PDC	64H	SPIA	
25H	PEPU	65H	SPI/	
26H	PE	66H	SPI,	
27H	PEC	67H	PH	
28H	PFPU	68H	Pł	
29H	PF	69H	PH	
2AH	PFC	6AH	LCDC	
2BH	PGPU	6BH	Unu	
2CH	PG	6CH	Unu	
2DH	PGC	6DH	Unu	
2EH	ADRL	6EH	Unu	
2FH	ADRH	6FH	Unu	
30H	ADCR0	70H	Unu	
31H	ADCR1	71H	Unu	
32H	ACERL	72H	Unu	
33H	ACERH	73H	Unu	sed
34H	CP0C	74H	Unu	sed
35H	CP1C	75H	Unu	sed
36H	SIMC0	76H	Unu	sed
37H	SIMC1	77H	Unu	sed
38H	SIMD	78H	Unu	sed
39H	SIMA/SIMC2	79H	Unu	sed
3AH	TM0C0	7AH	Unu	
3BH	TM0C1	7BH	Unu	
3CH	TM0DL	7CH	Unu	
3DH	TM0DH	7DH	Unu	
3EH 3FH	TM0AL	7EH	Unu	
	TMOAH	7FH	Unu	hee

HT67F60 Special Purpose Data Memory



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1. Note that for the HT67F30 device, bit 7 of the Memory Pointers is not required to address the full memory space. When bit 7 of the Memory Pointers for HT67F30 device is read, a value of "1" will be returned.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section
                 data
adres1
             db
             db ?
db ?
adres2
adres3
             db
adres4
             db
                ?
block
             db
                ?
code .section at 0 code
       00h
orq
start:
    mov a,04h
                              ; setup size of block
    mov block, a
                             ; Accumulator loaded with first RAM address
    mov a, offset adres1
    mov mp0,a
                              ; setup memory pointer with first RAM address
loop:
     clr IAR0
                              ; clear the data at address defined by MPO
    inc mp0
sdz block
                                increment memory pointer
                              ;
                              ; check if last memory location has been cleared
     jmp loop
     continue:
```

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.



Bank Pointer – BP

Depending upon which device is used, the Program and Data Memory are divided into several banks. Selecting the required Program and Data Memory area is achieved using the Bank Pointer. Bit 5 of the Bank Pointer is used to select Program Memory Bank 0 or 1, while bits 0~2 are used to select Data Memory Banks 0~5.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using Indirect addressing.

As both the Program Memory and Data Memory share the same Bank Pointer Register, care must be taken during programming.

Device		Bit									
Device	7	6	5	4	3	2	1	0			
HT67F30		—	_	—	—	—	—	DMBP0			
HT67F40	_	—	_	—	—	—	DMBP1	DMBP0			
HT67F50	_	_	_	_	—	—	DMBP1	DMBP0			
HT67F60	_	_	PMBP0	—	—	DMBP2	DMBP1	DMBP0			

BP Registers List

BP Register

• HT67F30

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	DMBP0
R/W	_	—	—	_	—	_	—	R/W
POR	—	—	—	—	_	—	—	0

Bit $7 \sim 3$ Unimplemented, read as "0"

Bit 0 **DMBP0**: Select Data Memory Banks

0: Bank 0

1: Bank 1

• HT67F40

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	_	—	_	DMBP1	DMBP0
R/W	—	—	_	_	—	_	R/W	R/W
POR	—	—	—	—	_	—	0	0

Bit $7 \sim 2$ Unimplemented, read as "0"

Bit $1 \sim 0$ **DMBP1, DMBP0**: Select Data Memory Banks

- 00: Bank 0
- 01: Bank 1
- 10: Bank 2
- 11: Undefined



• HT67F50

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—		DMBP1	DMBP0
R/W	—	—	—	—	—		R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit $7 \sim 2$ Unimplemented, read as "0"

Bit 1 ~ 0 **DMBP1, DMBP0**: Select Data Memory Banks

- 00: Bank 0
- 01: Bank 1
- 10: Bank 2
- 11: Bank 3

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	_	—	PMBP0	—	—	DMBP2	DMBP1	DMBP0
R/W	—		R/W		—	R/W	R/W	R/W
POR	—	—	0	—	—	0	0	0

Bit $7 \sim 6$ Unimplemented, read as "0"

Bit 5	PMBP0: Select Program Memory Banks
	0: Bank 0, Program Memory Address is from 0000H ~ 1FFFH
	1: Bank 1, Program Memory Address is from 2000H ~ 2FFFH

Bit 4 ~ 3 Unimplemented, read as "0"

Bit $2 \sim 0$ **DMBP2** ~ **DMBP0**: Select Data Memory Banks

- 000: Bank 0
- 001: Bank 1
- 010: Bank 2
- 011: Bank 3
- 100: Bank 4
- 101: Bank 5

110~111: Undefined

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.



Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointer and indicates the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.



STATUS Register

Bit	7	6	5	4	3	2	1	0		
Name	—	_	ТО	PDF	OV	Z	AC	С		
R/W	_	_	R	R	R/W	R/W	R/W	R/W		
POR	—		0	0	х	х	х	х		
	"X" unknown									
Bit 7, 6	Unimple	emented, re	ad as "0"							
Bit 5	TO: Wat	tchdog Tim	e-Out flag							
	0: After	power up o	r executing	the "CLR	WDT" or "	HALT" ins	truction			
	1: A wat	chdog time	-out occurr	ed.						
Bit 4		ower down	•							
				the "CLR	WDT" inst	ruction				
		•	"HALT" in	nstruction						
Bit 3		erflow flag								
	0: no ov		1. •			1 . 1 .		. 0.1		
			vice versa.	ry into the h	iighest-orde	er bit but no	ot a carry ou	it of the		
Bit 2	-		vice versa.							
Bit 2	Z: Zero	U		or logical or	paration is r	ot zeroT				
				or logical op						
Bit 1		kiliary flag		6 1						
Diri		xiliary carr	y							
				ry out of the	e low nibble	es in additio	on, or no bo	orrow from		
	the high	nibble into	the low nil	oble in subt	raction					
Bit 0	C: Carry	[,] flag								
	0: no car									
	1: an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation									
		U			instruction					
	C is also	anected by	y a rotate th	rough carry	/ mstruction	1.				



EEPROM Data Memory

All devices contain an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of reprogrammable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity varies from 64x8 to 256x 8 bits, according to the device selected. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Bank 0 and a single control register in Bank 1.

Device	Capacity	Address
HT67F30	64x8	00H ~ 3FH
HT67F40	128x8	00H ~ 7FH
HT67F50/HT67F60	256x8	00H ~ FFH

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in Bank1, cannot be directly addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

EEPROM Register List

•	н	т	67	7F	30

Nome	Bit										
Name	7	6	5	4	3	2	1	0			
EEA	—	—	D5	D4	D3	D2	D1	D0			
EED	D7	D6	D5	D4	D3	D2	D1	D0			
EEC	_	_	_	_	WREN	WR	RDEN	RD			

• HT67F40

Name	Bit										
Name	7	6	5	4	3	2	1	0			
EEA	_	D6	D5	D4	D3	D2	D1	D0			
EED	D7	D6	D5	D4	D3	D2	D1	D0			
EEC	_	—		—	WREN	WR	RDEN	RD			



• HT67F50/HT67F60

Name	Bit										
Name	7	6	5	4	3	2	1	0			
EEA	D7	D6	D5	D4	D3	D2	D1	D0			
EED	D7	D6	D5	D4	D3	D2	D1	D0			
EEC			_		WREN	WR	RDEN	RD			

EEA Register

• HT67F30

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR		_	х	х	х	х	х	х
							"	X" unknowr

Bit $7 \sim 6$ Unimplemented, read as "0"

Bit $5 \sim 0$ Data EEPROM address

Data EEPROM address bit 5 ~ bit 0

• HT67F40

Bit	7	6	5	4	3	2	1	0
Name	_	D6	D5	D4	D3	D2	D1	D0
R/W	—	R/W						
POR	—	х	х	х	х	х	х	х

"X" unknown

Bit 7 Unimplemented, read as "0"

Bit $6 \sim 0$ Data EEPROM address

Data EEPROM address bit $6 \sim bit 0$

• HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	x

"X" unknown

Bit $7 \sim 0$ Data EEPROM address Data EEPROM address bit $7 \sim bit 0$



• EEC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	WREN	WR	RDEN	RD
R/W		_	—	_	R/W	R/W	R/W	R/W
POR		—	—	—	0	0	0	0

Bit $7 \sim 4$ Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable

1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

- Bit 2 WR: EEPROM Write Control 0: Write cycle has finished 1: Activate a write cycle This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high. Bit 1 RDEN: Data EEPROM Read Enable 0: Disable 1: Enablez This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations. Bit 0 RD: EEPROM Read Control 0: Read cycle has finished 1: Activate a read cycle This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.
- Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.



Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. The EEPROM address of the data to be written must then be placed in the EEA register and the data placed in the EED register. If the WR bit in the EEC register is now set high, an internal write cycle will then be initiated. Setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. However as the EEPROM is contained within a Multi-function Interrupt, the associated multi-function interrupt enable bit must also be set. When an EEPROM write cycle ends, the DEF request flag and its associated multi-function interrupt request flag will both be set. If the global, EEPROM and Multi-function interrupt vector will take place. When the interrupt is serviced only the Multi-function interrupt flag will be automatically reset, the EEPROM interrupt flag must be manually reset by the application program. More details can be obtained in the Interrupt section.



Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

Programming Examples

• Reading data from the EEPROM – polling method								
MOV A, EEPROM_ADRES	; user defined address							
MOV EEA, A								
MOV A, 040H	; setup memory pointer MP1							
MOV MP1, A	; MP1 points to EEC register							
MOV A, 01H	; setup Bank Pointer							
MOV BP, A								
SET IAR1.1	; set RDEN bit, enable read operations							
SET IAR1.0	; start Read Cycle - set RD bit							
BACK:								
SZ IAR1.0	; check for read cycle end							
JMP BACK								
CLR IAR1	; disable EEPROM read/write							
CLR BP								
MOV A, EEDATA	; move read data to register							
MOV READ_DATA, A								

• Writing Data to the EEPROM - polling method

	-	~	-
MOV	/ A, EEPROM_ADRES	;	user defined address
MOV	VEEA, A		
MOV	/ A, EEPROM_DATA	;	user defined data
MOV	/ EED, A		
MOV	7 A, 040H	;	setup memory pointer MP1
MOV	/ MP1, A	;	MP1 points to EEC register
MOV	7 A, 01H	;	setup Bank Pointer
MOV	/ BP, A		
SEI	IAR1.3	;	set WREN bit, enable write operations
SEI	IAR1.2	;	start Write Cycle – set WR bit
BAC	СК:		
SZ	IAR1.2	;	check for write cycle end
JME	BACK		
CLF	R IAR1	;	disable EEPROM read/write
CLF	R BP		



Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the configuration options. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/ power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.	Pins
External Crystal	HXT	400kHz~16MHz	OSC1/OSC2
External RC	ERC	8MHz	OSC1
External Clock	EC	400kHz~16MHz	OSC1
Internal High Speed RC	HIRC	4, 8 or 12MHz	—
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2
Internal Low Speed RC	LIRC	32kHz	—

Oscillator Types

System Clock Configurations

There are six methods of generating the system clock, three high speed oscillators and two low speed oscillators. The high speed oscillators are the external crystal/ceramic oscillator, external RC network oscillator, external clock and the internal 4MHz, 8MHz or 12MHz RC oscillator. The two low speed oscillators are the internal 32kHz RC oscillator and the external 32.768kHz crystal oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2 ~ CKS0 bits in the SMOD register and as the system clock can be dynamically selected.




System Clock Configurations

The actual source clock used for each of the high speed and low speed oscillators is chosen via configuration options. The frequency of the slow speed or high speed system clock is also determined using the HLCLK bit and CKS2 ~ CKS0 bits in the SMOD register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.

External Crystal/ Ceramic Oscillator – HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via configuration option. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. An additional configuration option must be setup to configure the device according to whether the oscillator frequency is high, defined as equal to or above 1MHz, or low, which is defined as below 1MHz.





Note: 1. Rp is normally not required. C1 and C2 are required.2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.


Crystal/Resonator Oscillator — HXT

Crystal Oscillator C1 and C2 Values					
Crystal Frequency	C1	C2			
12MHz	0pF	0pF			
8MHz	0pF	0pF			
4MHz	0pF	0pF			
1MHz	100pF	100pF			
455kHz (see Note2)	100pF	100pF			
Note: 1. C1 and C2 values are for guidance only. 2. XTAL mode configuration option: 455kHz.					

Crystal Recommended Capacitor Values

External RC Oscillator – ERC

Using the ERC oscillator only requires that a resistor, with a value between 56k Ω and 2.4M Ω , is connected between OSC1 and V_{DD}, and a capacitor is connected between OSC1 and ground, providing a low cost oscillator configuration. It is only the external resistor that determines the oscillation frequency; the external capacitor has no influence over the frequency and is connected for stability purposes only. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a resistance/frequency reference point, it can be noted that with an external 120k Ω resistor connected and with a 5V voltage power supply and temperature of 25°C degrees, the oscillator will have a frequency of 8MHz within a tolerance of 2%. Here only the OSC1 pin is used, which is shared with I/O pin PB1, leaving pin PB2 free for use as a normal I/O pin.





Internal RC Oscillator – HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of either 4MHz, 8MHz or 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of either 3V or 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 4MHz, 8MHz or 12MHz will have a tolerance within 2%. Note that if this internal system clock option is selected, as it requires no external pins for its operation, I/O pins PB1 and PB2 are free for use as normal I/O pins.

External 32.768kHz Crystal Oscillator – LXT


The External 32.768kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via configuration option. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. During power-up there is a time delay associated with the LXT oscillator waiting for it to start-up.

When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer_T specification. The external parallel feedback resistor, Rp, is required.

Some configuration options determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.



parasitic capacitance of around 7pF.





LXT Oscillator C1 and C2 Values						
Crystal Frequency C1 C2						
32.768kHz	10pF	10pF				
Note:1. C1 and C2 values are for guidance only.						
2. R _P =5M~10M Ω is recommended.						
32.768kHz Crystal Recommended Capacitor Values						

LXT Oscillator Low Power Function

The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode. The mode selection is executed using the LXTLP bit in the TBC register.

LXTLP Bit	LXT Mode
0	Quick Start
1	Low-power

After power on the LXTLP bit will be automatically cleared to zero ensuring that the LXT oscillator is in the Quick Start operating mode. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up it can be placed into the Low-power mode by setting the LXTLP bit high. The oscillator will continue to run but with reduced current consumption, as the higher current consumption is only required during the LXT oscillator start-up. In power sensitive applications, such as battery applications, where power consumption must be kept to a minimum, it is therefore recommended that the application program sets the LXTLP bit high about 2 seconds after power-on.

It should be noted that, no matter what condition the LXTLP bit is set to, the LXT oscillator will always function normally, the only difference is that it will take more time to start up if in the Low-power mode.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via configuration option. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. As a result, at a power supply of 5V and at a temperature of 25°C degrees, the fixed oscillation frequency of 32kHz will have a tolerance within 10%.

External Clock – EC

The system clock can also be supplied by an externally supplied clock giving users a method of synchronizing their external hardware to the microcontroller operation. This is selected using a configuration option and supplying the clock on pin OSC1. Pin OSC2 should be left floating if the external oscillator is used. The internal oscillator circuit contains a filter circuit to reduce the possibility of erratic operation due to noise on the oscillator pin, however as the filter circuit consumes a certain amount of power, a oscillator configuration option exists to turn this filter off. Not using the internal filter should be considered in power sensitive applications and where the externally supplied clock is of a high integrity and supplied by a low impedance source.

Supplementary Oscillators

The low speed oscillators, in addition to providing a system clock source are also used to provide a clock source to two other device functions. These are the Watchdog Timer, the LCD driver and the Time Base Interrupts.



Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice-versa, lower speed clocks reduce current consumption. As Holtek has provided these devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, f_H , or low frequency, f_L , source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from either an HXT, ERC, EC or HIRC oscillator, selected via a configuration option. The low speed system clock source can be sourced from internal clock f_L . If f_L is selected then it can be sourced by either the LXT or LIRC oscillators, selected via a configuration option. The other choice, which is a divided version of the high speed system oscillator has a range of $f_H/2 \sim f_H/64$.

There are two additional internal clocks for the peripheral circuits, the substitute clock, f_{SUB} , and the Time Base clock, f_{TBC} . Each of these internal clocks are sourced by either the LXT or LIRC oscillators, selected via configuration options. The f_{SUB} clock is used to provide a substitute clock for the microcontroller just after a wake-up has occurred to enable faster wake-up times.





System Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_L from f_H , the high speed oscillation will stop to conserve the power. Thus there is no $f_{H} \sim f_H/64$ for peripheral circuit to use.

Together with $f_{\rm SYS}/4$ it is also used as one of the clock sources for the Watchdog timer. The $f_{\rm TBC}$ clock is used as a source for the Time Base interrupt functions and for the TMs. The $f_{\rm SUB}$ is used as the LCD source.



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP0, SLEEP1, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	Description							
Mode	CPU	fsys	fsuв	fs	f _{твс}			
NORMAL Mode	On	f _H ~ f _H /64	On	On	On			
SLOW Mode	On	f∟	On	On	On			
IDLE0 Mode	Off	Off	On	On/Off	On			
IDLE1 Mode	Off	On	On	On	On			
SLEEP0 Mode	Off	Off	Off	Off	Off			
SLEEP1 Mode	Off	Off	On	On	Off			

NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT, ERC, EC or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from one of the low speed oscillators, either the LXT or the LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, the f_H is off.

SLEEP0 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP0 mode the CPU will be stopped, and the f_{SUB} and f_{S} clocks will be stopped too, and the Watchdog Timer function is disabled. In this mode, the LVDEN is must set to "0". If the LVDEN is set to "1", it won't enter the SLEEP0 Mode.

SLEEP1 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP1 mode the CPU will be stopped. However the f_{SUB} and f_{S} clocks will continue to operate if the LVDEN is "1" or the Watchdog Timer function is enabled and if its clock source is chosen via configuration option to come from the f_{SUB} .

• IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the WDTC register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Watchdog Timer, TMs and LCD driver. In the IDLE0 Mode, the system oscillator will be stopped. In the IDLE0 Mode the Watchdog Timer clock, f_s , will either be on or off depending upon the f_s clock source. If the source is $f_{SYS}/4$ then the f_s clock will be off, and if the source comes from f_{SUB} then f_s will be on.



• IDLE1 Mode

The IDLE1 Mode is entered when an HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the WDTC register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Watchdog Timer, TMs, LCD driver, SPIA and SIM. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be high speed or low speed system oscillator. In the IDLE1 Mode the Watchdog Timer clock, f_s , will be on. If the source is $f_{SYS}/4$ then the f_s clock will be on, and if the source comes from f_{SUB} then f_{S} will be on.

Control Register

A single register, SMOD, is used for overall control of the internal clocks within the device.

SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	FSTEN	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	0	0	0	0	1	1

Bit 7~5	CKS2~CKS0: The system clock selection when HLCLK is "0"
	000: f _L (f _{LXT} or f _{LIRC})
	001: f_L (f_{LXT} or f_{LIRC})
	010: f _H /64
	011: f _H /32
	100: f _H /16
	101: f _H /8
	110: f _H /4
	111: f _H /2
	These three bits are used to select which clock is used as the system clock source. In addition to the system clock source, which can be either the LXT or LIRC, a divided version of the high speed system oscillator can also be chosen as the system clock source.
Bit 4	FSTEN: Fast Wake-up Control (only for HXT)
	0: Disable
	1: Enable
	This is the Fast Wake-up Control bit which determines if the f_{SUB} clock source is initially used after the device wakes up. When the bit is high, the f_{SUB} clock source can be used as a temporary system clock to provide a faster wake up time as the f_{SUB} clock is available.
Bit 3	LTO: Low speed system oscillator ready flag
	0: Not ready
	1: Ready
	This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEP0 Mode but after a wake-up has occurred, the flag will change to a high level after 1024 clock cycles if the LXT oscillator is used and 1~2 clock cycles if the LIRC oscillator is used.
Bit 2	HTO : High speed system oscillator ready flag
	0: Not ready
	1: Ready
	-

This is the high speed system oscillator ready flag which indicates when the high speed system oscillator is stable. This flag is cleared to "0" by hardware when the device is powered on and then changes to a high level after the high speed system oscillator is stable. Therefore this flag will always be read as "1" by the application program after device power-on. The flag will be low when in the SLEEP or IDLE0 Mode but after a wake-up has occurred, the flag will change to a high level after 1024 clock cycles if the HXT oscillator is used and after 15~16 clock cycles if the ERC or HIRC oscillator is used.

Bit 1 IDLEN: IDLE Mode control

0: Disable

1: Enable

This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the device will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the device will enter the SLEEP Mode when a HALT instruction is executed.

Bit 0 HLCLK: system clock selection

0: $f_H/2 \sim f_H/64$ or f_L 1: f_H

This bit is used to select if the f_H clock or the $f_H/2 \sim f_H/64$ or f_L clock is used as the system clock. When the bit is high the f_H clock will be selected and if low the $f_H/2 \sim f_H/64$ or f_L clock will be selected. When system clock switches from the f_H clock to the f_L clock and the f_H clock will be automatically switched off to conserve power.

Fast Wake-up

To minimise power consumption the device can enter the SLEEP or IDLE0 Mode, where the system clock source to the device will be stopped. However when the device is woken up again, it can take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume. To ensure the device is up and running as fast as possible a Fast Wake-up function is provided, which allows f_{SUB} , namely either the LXT or LIRC oscillator, to act as a temporary clock to first drive the system until the original system oscillator has stabilised. As the clock source for the Fast Wake-up function is f_{SUB} , the Fast Wake-up function is only available in the SLEEP1 and IDLE0 modes. When the device is woken up from the SLEEP0 mode, the Fast Wake-up function has no effect because the f_{SUB} clock is stopped. The Fast Wake-up enable/disable function is controlled using the FSTEN bit in the SMOD register.

If the HXT oscillator is selected as the NORMAL Mode system clock, and if the Fast Wake-up function is enabled, then it will take one to two t_{SUB} clock cycles of the LIRC or LXT oscillator for the system to wake-up. The system will then initially run under the f_{SUB} clock source until 1024 HXT clock cycles have elapsed, at which point the HTO flag will switch high and the system will switch over to operating from the HXT oscillator.


If the ERC or EC or HIRC oscillators or LIRC oscillator is used as the system oscillator then it will take 15~16 clock cycles of the ERC or EC or HIRC or 1~2 cycles of the LIRC to wake up the system from the SLEEP or IDLE0 Mode. The Fast Wake-up bit, FSTEN will have no effect in these cases.



System Oscillator	FSTEN Bit	Wake-up Time (SLEEP0 Mode)	Wake-up TimeWake-up Time(SLEEP1 Mode)(IDLE0 Mode)		Wake-up Time (IDLE1 Mode)
	0	1024 HXT cycles	1024 HXT cycles		1~2 HXT cycles
нхт	1	1024 HXT cycles	$1{\sim}2~f_{\rm SUB}$ cycles (System runs with $f_{\rm SUB}$ first f and then switches over to clock)	1~2 HXT cycles	
ERC	Х	15~16 ERC cycles	15~16 ERC cycles		1~2 ERC cycles
EC	Х	15~16 EC cycles	15~16 EC cycles 1		1~2 EC cycles
HIRC	Х	15~16 HIRC cycles	15~16 HIRC cycles 1		1~2 HIRC cycles
LIRC	Х	1~2 LIRC cycles	1~2 LIRC cycles		1~2 LIRC cycles
LXT	Х	1024 LTX cycles	1024 LXT cycles		1~2 LXT cycles

Wake-Up Times

Note that if the Watchdog Timer is disabled, which means that the LXT and LIRC are all both off, then there will be no Fast Wake-up function available when the device wakes-up from the SLEEP0 Mode.





Operating Mode Switching and Wake-up

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the WDTC register.


When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source, f_H , to the clock source, $f_H/2\sim f_H/64$ or fL. If the clock is from the f_L , the high speed clock source will stop running to conserve power. When this happens it must be noted that the $f_H/16$ and $f_H/64$ internal clock sources will also stop running, which may affect the operation of other internal functions such as the TMs and the SIM. The accompanying flowchart shows what happens when the device moves between the various operating modes.

NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the HLCLK bit to "0" and set the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or the LIRC oscillators and therefore requires these oscillators to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.







SLOW Mode to NORMAL Mode Switching

In SLOW Mode the system uses either the LXT or LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The amount of time required for high speed system oscillator stabilization depends upon which high speed system oscillator type is used.

Entering the SLEEP0 Mode

There is only one way for the device to enter the SLEEP0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT and LVD both off. When this instruction is executed under the conditions described above, the following will occur:

- The system clock, WDT clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and stopped no matter if the WDT clock source originates from the f_{SUB} clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the SLEEP1 Mode

There is only one way for the device to enter the SLEEP1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT or LVD on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT or LVD will remain with the clock source coming from the f_{SUB} clock.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock as the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in WDTC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock and f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock and the WDT is enabled. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in WDTC register equal to "1". When this instruction is executed under the with conditions described above, the following will occur:

- The system clock and Time Base clock and $f_{\mbox{\tiny SUB}}$ clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled regardless of the WDT clock source which originates from the f_{SUB} clock or from the system clock.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the LXT or LIRC oscillator.

In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.



Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Programming Considerations

The HXT and LXT oscillators both use the same SST counter. For example, if the system is woken up from the SLEEP0 Mode and both the HXT and LXT oscillators need to start-up from an off state. The LXT oscillator uses the SST counter after HXT oscillator has finished its SST period.

- If the device is woken up from the SLEEP0 Mode to the NORMAL Mode, the high speed system oscillator needs an SST period. The device will execute first instruction after HTO is "1". At this time, the LXT oscillator may not be stability if f_{SUB} is from LXT oscillator. The same situation occurs in the power-on state. The LXT oscillator is not ready yet when the first instruction is executed.
- If the device is woken up from the SLEEP1 Mode to NORMAL Mode, and the system clock source is from HXT oscillator and FSTEN is "1", the system clock can be switched to the LXT or LIRC oscillator after wake up.
- There are peripheral functions, such as WDT, TMs and SPIA, LCD driver and SIM, for which the f_{SYS} is used. If the system clock source is switched from f_H to f_L , the clock source to the peripheral functions mentioned above will change accordingly.
- The on/off condition of f_{SUB} and f_S depends upon whether the WDT is enabled or disabled as the WDT clock source is selected from f_{SUB} .



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_s , which is in turn supplied by one of two sources selected by configuration option: f_{SUB} or $f_{SYS}/4$. The f_{SUB} clock can be sourced from either the LXT or LIRC oscillators, again chosen via a configuration option. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 5V.

However, it should be noted that this specified internal clock period can vary with V_{DD}, temperature and process variations. The LXT oscillator is supplied by an external 32.768kHz crystal. The other Watchdog Timer clock source option is the $f_{SYS}/4$ clock. The Watchdog Timer clock source can originate from its own internal LIRC oscillator, the LXT oscillator or $f_{SYS}/4$. It is divided by a value of 28 to 215, using the WS2~WS0 bits in the WDTC register to obtain the required Watchdog Timer time-out period.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register together with several configuration options control the overall operation of the Watchdog Timer.

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	WS2	WS1	WS0	WDTEN3	WDTEN2	WDTEN1	WDTEN0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	1	1	1	0	1	0
Bit 7	0: Disable 1: Enable							
Bit $6 \sim 4$ WS2, WS1, WS0 : WDT time-out period selection 000: 256/fs 001: 512/fs 010: 1024/fs 011: 2048/fs 100: 4096/fs 101: 8192/fs 110: 16384/fs 111: 32768/fs								
These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.							arce clock,	
Bit 3 ~ 0	WDTEN 1010: Di Other: E	isable	N2, WDTE	EN1, WDT	ENO: WDT	Software (Control	

WDTC Register



Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unkown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. Some of the Watchdog Timer options, such as enable/disable, clock source selection and clear instruction type are selected using configuration options. In addition to a configuration option to enable/disable the Watchdog Timer, there are also four bits, WDTEN3~WDTEN0, in the WDTC register to offer an additional enable/disable control of the Watchdog Timer. To disable the Watchdog Timer, as well as the configuration option being set to disable, the WDTEN3~WDTEN0 bits must also be set to a specific value of "1010". Any other values for these bits will keep the Watchdog Timer enabled, irrespective of the configuration enable/disable setting. After power on these bits will have the value of 1010. If the Watchdog Timer is used it is recommended that they are set to a value of 0101 for maximum noise immunity. Note that if the Watchdog Timer has been disabled, then any instruction relating to its operation will result in no operation.

WDT Configuration Option	WDTEN3~WDTEN0 Bits	WDT
WDT Enable	XXXX	Enable
WDT Disable	Except 1010	Enable
WDT Disable	1010	Disable


Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is an external hardware reset, which means a low level on the RES pin, the second is using the Watchdog Timer software clear instructions and the third is via a HALT instruction.

There are two methods of using software instructions to clear the Watchdog Timer, one of which must be chosen by configuration option. The first option is to use the single "CLR WDT" instruction while the second is to use the two commands "CLR WDT1" and "CLR WDT2". For the first option, a simple execution of CLR WDT will clear the WDT while for the second option, both "CLR WDT1" and "CLR WDT2" must both be executed alternately to successfully clear the Watchdog Timer. Note that for this second option, if "CLR WDT1" is used to clear the Watchdog Timer, successive executions of this instruction will have no effect, only the execution of a "CLR WDT2" instruction has been executed, only a successive "CLR WDT1" instruction can clear the Watchdog Timer.

The maximum time out period is when the 2^{15} division ratio is selected. As an example, with a 32.768kHz LXT oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2^{15} division ratio, and a minimum timeout of 7.8ms for the 2^8 division ratio. If the $f_{SYS}/4$ clock is used as the Watchdog Timer clock source, it should be noted that when the system enters the SLEEP or IDLE0 Mode, then the instruction clock is stopped and the Watchdog Timer may lose its protecting purposes. For systems that operate in noisy environments, using the f_{SUB} clock source is strongly recommended.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

In addition to the power-on reset, situations may arise where it is necessary to forcefully apply a reset condition when the is running. One example of this is where after power has been applied and the is already running, the $\overline{\text{RES}}$ line is forcefully pulled low. In such a case, known as a normal operation reset, some of the registers remain unchanged allowing the to proceed with normal operation after the reset line is allowed to return high.


Another type of reset is when the Watchdog Timer overflows and resets the . All types of reset operations result in different register conditions being setup. Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset, similar to the RES reset is implemented in situations where the power supply voltage falls below a certain threshold.

Reset Functions

There are five ways in which a reset can occur, through events occurring both internally and externally:

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the . As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Note: t_{RSTD} is power-on delay, typical time=100ms





RES Pin

As the reset pin is shared with PB.0, the reset function must be selected using a configuration option. Although the has an internal RC reset function, if the V_{DD} power supply rise time is not fast enough or does not stabilise quickly at power-on, the internal reset function may be incapable of providing proper reset operation. For this reason it is recommended that an external RC network is connected to the \overline{RES} pin, whose additional time delay will ensure that the \overline{RES} pin remains low for an extended period to allow the power supply to stabilise. During this time delay, normal operation of the will be inhibited. After the \overline{RES} line reaches a certain voltage value, the reset delay time t_{RSTD} is invoked to provide an extra delay time after which the will begin normal operation. The abbreviation SST in the figures stands for System Start-up Timer.

For most applications a resistor connected between V_{DD} and the \overline{RES} pin and a capacitor connected between V_{SS} and the \overline{RES} pin will provide a suitable external reset circuit. Any wiring connected to the \overline{RES} pin should be kept as short as possible to minimise any stray noise interference.


For applications that operate within an environment where more noise is present the Enhanced Reset Circuit shown is recommended.





More information regarding external reset circuits is located in Application Note HA0075E on the Holtek website.

Pulling the $\overline{\text{RES}}$ Pin low using external hardware will also execute a device reset. In this case, as in the case of other resets, the Program Counter will reset to zero and program execution initiated from this point.




Note: t_{RSTD} is power-on delay, typical time=100ms



• Low Voltage Reset — LVR

The contains a low voltage reset circuit in order to monitor the supply voltage of the device, which is selected via a configuration option. If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery, the LVR will automatically reset the device internally. The LVR includes the following specifications: For a valid LVR signal, a low voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for greater than the value t_{LVR} specified in the A.C. characteristics. If the low voltage state does not exceed t_{LVR} , the LVR will ignore it and will not perform a reset function. One of a range of specified voltage values for V_{LVR} can be selected using configuration options.




Low Voltage Reset Timing Chart

Note: t_{RSTD} is power-on delay, typical time=100ms

• Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation is the same as a hardware $\overline{\text{RES}}$ pin reset except that the Watchdog time-out flag TO will be set to "1".




WDT Time-out Reset during Normal Operation Timing Chart

Note: t_{RSTD} is power-on delay, typical time=100ms

• Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

Note: The t_{SST} is 15~16 clock cycles if the system clock source is provided by ERC or HIRC. The t_{SST} is 1024 clock for HXT or LXT. The t_{SST} is 1~2 clock for LIRC.



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions
0	0	Power-on reset
u	u	RES or LVR reset during NORMAL or SLOW Mode operation
1	u	WDT time-out reset during NORMAL or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer/Event Counter	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs, and AN0~AN11 in as A/D input pin.
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.



HT67F30 Register

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	1 x x x x x x x x	1 x x x x x x x x	1 x x x x x x x x	1uuu uuuu
MP1	1 x x x x x x x x	1 x x x x x x x x	1 x x x x x x x x	1uuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu
ТВНР	X X X	u u u	u u u	u u u
STATUS	00 x x x x	uu uuuu	1u uuuu	11 uuuu
BP	000	000	000	u u u
SMOD	0000 0011	0000 0011	0000 0011	uuuu uuuu
INTEG	0000	0000	0000	uuuu
LVDC	00-000	00 -000	00 -000	uu -uuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000	0000	0000	uuuu
MFI1	-000 -000	-000 -000	-000 -000	-uuu -uuu
MFI2	0000 0000	0000 0000	0000 0000	
MFI3	-00	-00	-00	-uu
PA	1111 1111	1111 1111	1111 1111	
PAC	1111 1111	1111 1111	1111 1111	<u>uuuu uuuu</u>
PB	11 1111	11 1111	11 1111	uu uuuu
PBC	11 1111	11 1111	11 1111	uu uuuu
PC	11	1 1	1 1	u u
PCC	11	1 1	1 1	u u
PD	1111 1111	1111 1111	1111 1111	
PDC	1111 1111	1111 1111	1111 1111	
PE	1111 1111	1111 1111	1111 1111	<u>uuuu uuuu</u>
PEC	1111 1111	1111 1111	1111 1111	
ADRL(ADREF=0)	X X X X	x x x x	x x x x	uuuu
ADRL(ADREF=1)	xxxx xxxx	xxxx xxxx	XXXX XXXX	
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	
ADRH(ADREF=1)	xxxx	xxxx	xxxx	uuuu
ADCR0	0110 -000	0110 -000	0110 -000	uuuu -uuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	uu-u -uuu
ACERL	1111 1111	1111 1111	1111 1111	
WDTC	0111 1010	0111 1010	0111 1010	
ТВС	0011 0111	0011 0111	0011 0111	
EEA	00 0000	00 0000	00 0000	uu uuuu
EED	0000 0000	0000 0000	0000 0000	
EEC	0000	0000	0000	uuuu
SIMC0	1110 000-	1110 000-	1110 000-	

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SPIAC0	1110-	1110-	1110-	uuuu-
SPIAC1	00 0000	00 0000	00 0000	uu uuuu
SPIAD	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBPU	00 0000	00 0000	00 0000	uu uuuu
PCPU	00	00	00	uuuu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
CP0C	1000 01	1000 01	1000 01	uuuu uu
CP1C	1000 01	1000 01	1000 01	uuuu uu
TMPC0	1-0101	1-0101	1-0101	u-uuuu
PRM0	0000	0000	0000	uuuu
PRM1	-00-0000	-00-0000	-00-0000	-uu-uuuu
PRM2	000	000	000	u u u
ТМОСО	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODH	00	00	00	u u
TMOAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМОАН	00	00	00	u u
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	00	00	00	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	00	00	00	u u
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1BH	00	00	0 0	u u
LCDCTRL	000- 0000	000- 0000	000- 0000	uuu- uuuu
LCDOUT0	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT1	1111 1111	1111 1111	1111 1111	uuuu uuuu

Note: " * " stands for "warm reset",

" - " not implement

" u " stands for "unchanged"

" x " stands for "unknown"



HT67F40 Register

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	XXXX XXXX	XXXX XXXX	XXXX XXXX	
MP1	XXXX XXXX	xxxx xxxx	xxxx xxxx	<u>uuuu uuuu</u>
ACC	XXXX XXXX			<u>uuuu uuuu</u>
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	XXXX XXXX	 		<u>uuuu uuuu</u>
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu
ТВНР	x x x x	uuuu	uuuu	uuuu
STATUS	00 xxxx	uu uuuu	1u uuuu	11 uuuu
BP	00	00	00	u u
SMOD	0000 0011	0000 0011	0000 0011	uuuu uuuu
INTEG	0000	0000	0000	uuuu
LVDC	00 -000	00 -000	00 -000	
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	
INTC2	0000 0000	0000 0000	0000 0000	
MFI0	0000 0000	0000 0000	0000 0000	
MFI1	-000 -000	-000 -000	-000 -000	-uuu -uuu
MFI2	0000 0000	0000 0000	0000 0000	
MFI3	- 0 0	- 0 0	- 0 0	- u u
PA	1111 1111	1111 1111	1111 1111	
PAC	1111 1111	1111 1111	1111 1111	
PB	11 1111	11 1111	11 1111	uu uuuu
PBC	11 1111	11 1111	11 1111	uu uuuu
PC	11 1111	11 1111	11 1111	
PCC	11 1111	11 1111	11 1111	
PD	1111 1111	1111 1111	1111 1111	
PDC	1111 1111	1111 1111	1111 1111	
PE	1111 1111	1111 1111	1111 1111	
PEC	1111 1111	1111 1111	1111 1111	
PF	1111 1111	1111 1111	1111 1111	
PFC	1111 1111	1111 1111	1111 1111	
ADRL(ADREF=1)		XXXX XXXX	XXXX XXXX	
ADRH(ADREF=0)	×××× ××××	×××× ××××	×××× ××××	
ADRH(ADREF=1)	XXXX	xxxx	XXXX	uuuu
ADCR0	0110 -000	0110 -000	0110 -000	
ADCR1	00-0 -000	00-0 -000	00-0 -000	<u>uuuu -uuu</u>
ANCSR	1111 1111	1111 1111	1111 1111	uu-u -uuu
WDTC	0111 1010	0111 1010	0111 1010	
	0011 0111			
TBC EEA		0011 0111	0011 0111	<u>uuuu uuuu</u>
EED		-000 0000		-uuu uuuu
	0000		0000 0000	
EEC			0000	uuuu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	<u>uuuu uuuu</u>
SIMD	XXXX XXXX	XXXX XXXX	XXXX XXXX	
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	
SPIAC0	1110-	1110-	1110-	uuuu-

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
SPIAC1	00 0000	00 0000	00 0000	uu uuuu
SPIAD	x x x x x x x x x x x x	xxxx xxxx	xxxx xxxx	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBPU	00 0000	00 0000	00 0000	uu uuuu
PCPU	00 0000	00 0000	00 0000	uu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PFPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
CP0C	1000 01	1000 01	1000 01	uuuu uu
CP1C	1000 01	1000 01	1000 01	uuuu uu
TMPC0	100101	100101	100101	uuuuuu
TMPC1	01	0 1	0 1	u u
PRM0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PRM1	000- 0000	000- 0000	000- 0000	uuu- uuuu
PRM2	00 0000	00 0000	00 0000	uu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODH	00	00	00	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	00	00	00	u u
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	00	00	00	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	00	00	00	u u
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1BH	00	00	00	u u
TM2C0	0000 0	0000 0	0000 0	uuuu u
TM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2RP	0000 0000	0000 0000	0000 0000	uuuu uuuu
LCDCTRL	000- 0000	000- 0000	000- 0000	uuu- uuuu
LCDOUT0	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT1	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT2	1111 1111	1111 1111	1111 1111	uuuu uuuu

Note: "*" stands for "warm reset",

" - " not implement

" u " stands for "unchanged"

" x " stands for "unknown"



HT67F50 Register

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
MP1	x x x x x x x x x x	XXXX XXXX	XXXX XXXX	uuuu uuuu
ACC	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
ТВНР	x xxxx	u uuuu	u uuuu	u uuuu
STATUS	00 x x x x	uu uuuu	1u uuuu	11 uuuu
BP	00	00	00	u u
SMOD	0000 0011	0000 0011	0000 0011	uuuu uuuu
INTEG	0000	0000	0000	uuuu
LVDC	00-000	00-000	00 -000	uu -uuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI1	-000 -000	-000 -000	-000 -000	-uuu -uuu
MFI2	0000 0000	0000 0000	0000 0000	
MFI3	-000 -000	-000 -000	-000 -000	-uuu -uuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	11 1111	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	11 1111	uu uuuu
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PF	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PG	11 1111	11 1111	11 1111	uu uuuu
PGC	11 1111	11 1111	11 1111	uu uuuu
ADRL(ADREF=0)	x x x x	x x x x	x x x x	uuuu
ADRL(ADREF=1)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=1)	x x x x	x x x x	x x x x	uuuu
ADCR0	0110 -000	0110 -000	0110 -000	uuuu -uuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	uu-u -uuu
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
WDTC	0111 1010	0111 1010	0111 1010	uuuu uuuu
ТВС	0011 0111	0011 0111	0011 0111	uuuu uuuu

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
EEA	0000 0000	0000 0000	0000 0000	
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEC	0000	0000	0000	uuuu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SPIAC0	1110-	1110-	1110-	uuuu-
SPIAC1	00 0000	00 0000	00 0000	uu uuuu
SPIAD	x x x x x x x x x x	xxxx xxxx	xxxx xxxx	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCPU	00 0000	00 0000	00 0000	uu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PFPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PGPU	00 000	00 000	00 000	uu uuuu
CP0C	1000 01	1000 01	1000 01	uuuu uu
CP1C	1000 01	1000 01	1000 01	uuuu uu
TMPC0	100101	100101	100101	uuuuuu
TMPC1	0101	0101	0101	uuuu
PRM0	0000 0000	0000 0000	0000 0000	uuuu uuuu
PRM1	000- 0000	000-0000	000- 0000	uuu- uuuu
PRM2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TMODH	00	00	00	u u
TMOAL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	00	00	00	u u
TM1C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1C2	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1DH	00	00	00	u u
TM1AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1AH	0 0	00	00	u u
TM1BL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM1BH	0 0	00	00	u u
TM2C0	0000 0	0000 0	0000 0	uuuu u
TM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu



Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
TM2DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2RP	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМЗДН	00	0 0	00	u u
TM3AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМЗАН	00	00	00	u u
LCDCTRL	000- 0000	000- 0000	000- 0000	uuu- uuuu
LCDOUT0	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT1	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT2	1111 1111	1111 1111	1111 1111	uuuu uuuu

Note: " * " stands for "warm reset",

" - " not implement

" u " stands for "unchanged"

" x " stands for "unknown"



HT67F60 Register

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
MP0	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
MP1	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ACC	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000	0000 0000
TBLP	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	x x x x x x x x x x	uuuu uuuu	uuuu uuuu	uuuu uuuu
ТВНР	xx xxxx	uu uuuu	uu uuuu	uu uuuu
STATUS	00 x x x x	uu uuuu	1u uuuu	11 uuuu
BP	0000	0000	0000	uuuu
SMOD	0000 0011	0000 0011	0000 0011	uuuu uuuu
INTEG	0000 0000	0000 0000	0000 0000	uuuu uuuu
LVDC	00-000	00-000	00-000	uu -uuu
INTC0	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
INTC3	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI0	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI1	-000 -000	-000 -000	-000 -000	-uuu -uuu
MFI2	0000 0000	0000 0000	0000 0000	uuuu uuuu
MFI3	-000 -000	-000 -000	-000 -000	-uuu -uuu
PA	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111 1111	1111 1111	1111 1111	uuuu uuuu
PBC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PCC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PD	1111 1111	1111 1111	1111 1111	uuuu uuuu
PDC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PE	1111 1111	1111 1111	1111 1111	uuuu uuuu
PEC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PF	1111 1111	1111 1111	1111 1111	uuuu uuuu
PFC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PG	1111 1111	1111 1111	1111 1111	uuuu uuuu
PGC	1111 1111	1111 1111	1111 1111	uuuu uuuu
PH	1111 1111	1111 1111	1111 1111	uuuu uuuu
PHC	1111 1111	1111 1111	1111 1111	uuuu uuuu
ADRL(ADREF=0)	x x x x	x x x x	x x x x	uuuu
ADRL(ADREF=1)	x x x x x x x x x x	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=0)	x x x x x x x x x x	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRH(ADREF=1)	x x x x	x x x x	x x x x	uuuu
ADCR0	0110 0000	0110 0000	0110 0000	uuuu uuuu
ADCR1	00-0 -000	00-0 -000	00-0 -000	uu-u -uuu



Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
ACERL	1111 1111	1111 1111	1111 1111	uuuu uuuu
ACERH	1111	1111	1111	uuuu
WDTC	0111 1010	0111 1010	0111 1010	uuuu uuuu
ТВС	0011 0111	0011 0111	0011 0111	uuuu uuuu
EEA	0000 0000	0000 0000	0000 0000	uuuu uuuu
EED	0000 0000	0000 0000	0000 0000	uuuu uuuu
EEC	0000	0000	0000	uuuu
SIMC0	1110 000-	1110 000-	1110 000-	uuuu uuu-
SIMC1	1000 0001	1000 0001	1000 0001	uuuu uuuu
SIMD	XXXX XXXX	XXXX XXXX	XXXX XXXX	uuuu uuuu
SIMA/SIMC2	0000 0000	0000 0000	0000 0000	uuuu uuuu
SPIAC0	1110-	1110-	1110-	uuuu-
SPIAC1	00 0000	00 0000	00 0000	uu uuuu
SPIAD	x x x x x x x x x x	xxxx xxxx	xxxx xxxx	uuuu uuuu
PAWU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PAPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PBPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PCPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PDPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PEPU	0000 0000	0000 0000	0000 0000	uuuu uuuu
PFPU	0000 0000	0000 0000	0000 0000	
PGPU	00	00	00	u u
CP0C	1000 01	1000 01	1000 01	uuuu uu
CP1C	1000 01	1000 01	1000 01	uuuu uu
TMPC0	100101	100101	100101	uuuuuu
TMPC1	0101	0101	0101	uuuu
PRM0	0000 0000	0000 0000	0000 0000	
PRM1	0000 0000	0000 0000	0000 0000	uuuu uuuu
PRM2	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМОСО	0000 0000	0000 0000	0000 0000	
TM0C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0DL	0000 0000	0000 0000	0000 0000	
TM0DH	00	00	00	u u
TM0AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM0AH	0 0	00	0 0	u u
TM1C0	0000 0000	0000 0000	0000 0000	
TM1C1	0000 0000	0000 0000	0000 0000	
TM1C2	0000 0000	0000 0000	0000 0000	
TM1DL	0000 0000	0000 0000	0000 0000	
TM1DH	0 0	0 0	0 0	u u
TM1AL	0000 0000	0000 0000	0000 0000	
TM1AH	0 0	00	00	u u
TM1BL	0000 0000	0000 0000	0000 0000	

Register	Reset (Power On)	RES or LVR Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE)
TM1BH	00	00	00	u u
TM2C0	0000 0	0000 0	0000 0	uuuu u
TM2C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2DH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2AH	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM2RP	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3C0	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3C1	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3DL	0000 0000	0000 0000	0000 0000	uuuu uuuu
TM3DH	00	00	00	u u
TM3AL	0000 0000	0000 0000	0000 0000	uuuu uuuu
ТМЗАН	00	00	00	u u
LCDCTRL	000- 0000	000- 0000	000- 0000	uuu- uuuu
LCDOUT0	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT1	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT2	1111 1111	1111 1111	1111 1111	uuuu uuuu
LCDOUT3	1111 1111	1111 1111	1111 1111	uuuu uuuu

Note: " * " stands for "warm reset",

" - " not implement

" u " stands for "unchanged"

" x " stands for "unknown"



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PH These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

I/O Register List

Bit Register Name 7 3 2 6 5 4 1 0 PAWU D7 D6 D5 D4 D3 D2 D1 D0 PAPU D7 D6 D5 D4 D2 D1 D3 D0 PA D7 D6 D5 D4 D3 D2 D1 D0 PAC D7 D6 D5 D4 D3 D2 D1 D0 PBPU D5 D4 D3 D2 D1 D0 ____ ____ PΒ D5 D2 D1 D4 D3 D0 PBC D5 D4 D3 D2 D1 D0 _ ____ PCPU D1 D0 ____ ____ PC D1 D0 ____ ____ ____ _ ____ _ PCC D1 D0 PDPU D7 D1 D0 D6 D5 D4 D3 D2 PD D7 D6 D5 D4 D3 D2 D1 D0 PDC D7 D6 D5 D2 D1 D4 D3 D0 PEPU D7 D6 D5 D4 D3 D2 D1 D0 ΡE D7 D6 D5 D4 D3 D2 D1 D0 PEC D7 D6 D5 D4 D3 D2 D1 D0



• HT67F40

Register				В	it			
Name	7	6	5	4	3	2	1	0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PBPU	—	—	D5	D4	D3	D2	D1	D0
PB	—		D5	D4	D3	D2	D1	D0
PBC	—		D5	D4	D3	D2	D1	D0
PCPU	—	—	D5	D4	D3	D2	D1	D0
PC	—	—	D5	D4	D3	D2	D1	D0
PCC	—	—	D5	D4	D3	D2	D1	D0
PDPU	D7	D6	D5	D4	D3	D2	D1	D0
PD	D7	D6	D5	D4	D3	D2	D1	D0
PDC	D7	D6	D5	D4	D3	D2	D1	D0
PEPU	D7	D6	D5	D4	D3	D2	D1	D0
PE	D7	D6	D5	D4	D3	D2	D1	D0
PEC	D7	D6	D5	D4	D3	D2	D1	D0
PFPU	D7	D6	D5	D4	D3	D2	D1	D0
PF	D7	D6	D5	D4	D3	D2	D1	D0
PFC	D7	D6	D5	D4	D3	D2	D1	D0

Register				В	lit			
Name	7	6	5	4	3	2	1	0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PBPU	D7	D6	D5	D4	D3	D2	D1	D0
PB	D7	D6	D5	D4	D3	D2	D1	D0
PBC	D7	D6	D5	D4	D3	D2	D1	D0
PCPU	—		D5	D4	D3	D2	D1	D0
PC	—		D5	D4	D3	D2	D1	D0
PCC	—		D5	D4	D3	D2	D1	D0
PDPU	D7	D6	D5	D4	D3	D2	D1	D0
PD	D7	D6	D5	D4	D3	D2	D1	D0
PDC	D7	D6	D5	D4	D3	D2	D1	D0
PEPU	D7	D6	D5	D4	D3	D2	D1	D0
PE	D7	D6	D5	D4	D3	D2	D1	D0
PEC	D7	D6	D5	D4	D3	D2	D1	D0
PFPU	D7	D6	D5	D4	D3	D2	D1	D0
PF	D7	D6	D5	D4	D3	D2	D1	D0
PFC	D7	D6	D5	D4	D3	D2	D1	D0
PGPU	—	—	D5	D4	D3	D2	D1	D0
PG	_	_	D5	D4	D3	D2	D1	D0
PGC			D5	D4	D3	D2	D1	D0



Register				В	it			
Name	7	6	5	4	3	2	1	0
PAWU	D7	D6	D5	D4	D3	D2	D1	D0
PAPU	D7	D6	D5	D4	D3	D2	D1	D0
PA	D7	D6	D5	D4	D3	D2	D1	D0
PAC	D7	D6	D5	D4	D3	D2	D1	D0
PBPU	D7	D6	D5	D4	D3	D2	D1	D0
PB	D7	D6	D5	D4	D3	D2	D1	D0
PBC	D7	D6	D5	D4	D3	D2	D1	D0
PCPU	D7	D6	D5	D4	D3	D2	D1	D0
PC	D7	D6	D5	D4	D3	D2	D1	D0
PCC	D7	D6	D5	D4	D3	D2	D1	D0
PDPU	D7	D6	D5	D4	D3	D2	D1	D0
PD	D7	D6	D5	D4	D3	D2	D1	D0
PDC	D7	D6	D5	D4	D3	D2	D1	D0
PEPU	D7	D6	D5	D4	D3	D2	D1	D0
PE	D7	D6	D5	D4	D3	D2	D1	D0
PEC	D7	D6	D5	D4	D3	D2	D1	D0
PFPU	D7	D6	D5	D4	D3	D2	D1	D0
PF	D7	D6	D5	D4	D3	D2	D1	D0
PFC	D7	D6	D5	D4	D3	D2	D1	D0
PGPU	D7	D6	D5	D4	D3	D2	D1	D0
PG	D7	D6	D5	D4	D3	D2	D1	D0
PGC	D7	D6	D5	D4	D3	D2	D1	D0
PHPU	D7	D6	D5	D4	D3	D2	D1	D0
PH	D7	D6	D5	D4	D3	D2	D1	D0
PHC	D7	D6	D5	D4	D3	D2	D1	D0



Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers PAPU~PHPU, and are implemented using weak PMOS transistors.

PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PBPU Register

• HT67F30/HT67F40

Bit	7	6	5	4	3	2	1	0
Name	_	_	D5	D4	D3	D2	D1	D0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—		0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

• HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PCPU Register

• HT67F30

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	D1	D0
R/W	_	_	—	_	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

• HT67F40/HT67F50

Bit	7	6	5	4	3	2	1	0
Name	_	—	D5	D4	D3	D2	D1	D0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0



PDPU Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PEPU Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PFPU Register

• HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PGPU Register

• HT67F50

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W		_	R/W	R/W	R/W	R/W	R/W	R/W
POR			0	0	0	0	0	0

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PHPU Register

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 I/O Port bit 7 ~ bit 0 Pull-High Control 0: Disable 1: Enable



Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **PAWU**: Port A bit 7 ~ bit 0 Wake-up Control 0: Disable 1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PHC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PAC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

PBC Register

• HT67F30/HT67F40

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	1	1	1	1	1	1

Bit 7~6 "—" Unimplemented, read as "0"

• HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1



PCC Register

• HT67F30

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—		D1	D0
R/W	—	_	_	_	_		R/W	R/W
POR	—	—	—	—	—	—	1	1

Bit 7~2 "—" Unimplemented, read as "0"

• HT67F40

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	—	1	1	1	1	1	1

Bit 7~6 "—" Unimplemented, read as "0"

• HT67F50

Bit	7	6	5	4	3	2	1	0
Name	—	_	D5	D4	D3	D2	D1	D0
R/W	—	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	_	1	1	1	1	1	1

Bit 7~6 "—" Unimplemented, read as "0"

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

PDC Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

PEC Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

PFC Register

• HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1



PGC Register

• HT67F50	
-----------	--

Bit	7	6	5	4	3	2	1	0
Name	—	—	D5	D4	D3	D2	D1	D0
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W
POR	_		1	1	1	1	1	1

Bit 7~6 "—" Unimplemented, read as "0"

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

PHC Register

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0

I/O Port bit 7 ~ bit 0 Input/Output Control 0: Output

1: Input

Pin-remapping Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of each pin is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously. Additionally there are a series of PRM0, PRM1 and PRM2 registers to establish certain pin functions.

Pin-remapping Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. Some devices include PRM0, PRM1 or PRM2 registers which can select the functions of certain pins.

Pin-remapping Register List

Register		Bit								
Name	7	6	5	4	3	2	1	0		
PRM0	1XPS1	C1XPS0	C0XPS1	C0XPS0	—	—	—	—		
PRM1	_	TCK1PS	TCK0PS	—	INT1PS	INT0PS	TP1B1PS	TP1B0PS		
PRM2	_	_	_	_		TP1APS	TP01PS	TP00PS		



• HT67F40

Register		Bit								
Name	7	6	5	4	3	2	1	0		
PRM0	C1XPS1	C1XPS0	C0XPS1	C0XPS0	SIMPS1	SIMPS0	PCKPS1	PCKPS0		
PRM1	TCK2PS	TCK1PS	TCK0PS	—	INT1PS	INT0PS	TP1B1PS	TP1B0PS		
PRM2			TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS		

• HT67F50

Register		Bit							
Name	7	6	5	4	3	2	1	0	
PRM0	C1XPS1	C1XPS0	C0XPS1	C0XPS0	SIMPS1	SIMPS0	PCKPS1	PCKPS0	
PRM1	TCK2PS	TCK1PS	TCK0PS	_	INT1PS	INT0PS	TP1B1PS	TP1B0PS	
PRM2	TP31PS	TP30PS	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS	

• HT67F60

Register		Bit								
Name	7	6	5	4	3	2	1	0		
PRM0	C1XPS1	C1XPS0	C0XPS1	C0XPS0	SIMPS1	SIMPS0	PCKPS1	PCKPS0		
PRM1	TCK2PS	TCK1PS	TCK0PS	INT2PS	INT1PS	INT0PS	TP1B1PS	TP1B0PS		
PRM2	TP31PS	TP30PS	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS		

PRM0 Register

• HT67F30

Bit	7	6	5	4	3	2	1	0
Name	1XPS1	C1XPS0	C0XPS1	C0XPS0	—	_	_	—
R/W	R/W	R/W	R/W	R/W	—		_	—
POR	0	0	0	0	—	—	—	—

Bit 7~6 C1XPS1, C1XPS0: C1X Pin Remapping Control

00: C1X on PA5
01: C1X on PE6
10: C1X on PE7
11: Undefined

- Bit 5~4 **C0XPS1, C0XPS0**: C0X Pin Remapping Control 00: C0X on PA0 01: C0X on PE2
 - 10: C0X on PE3
 - 11: Undefined
- Bit 3~0 Unimplemented, read as "0"



PRM0 Register

• HT67F40

Bit	7	6	5	4	3	2	1	0
Name	C1XPS1	C1XPS0	C0XPS1	C0XPS0	SIMPS1	SIMPS0	PCKPS1	PCKPS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	C1XPS1 00: C1X 01: C1X 10: C1X 11: Unde	on PE6 on PE7	C1X Pin F	Remapping	Control			
3it 5~4	C0XPS1 00: C0X 01: C0X 10: C0X 11: Unde	on PE2 on PE3	C0X Pin F	Remapping	Control			
Bit 3~2	00: SDO		DI/SDA on	PC0; SCK	/SCL on PA			
Bit 1~0	00: PCK		NTB on PA	44	Remappin	g Control		

PRM0 Register

• HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0			
Name	C1XPS1	C1XPS0	C0XPS1	C0XPS0	SIMPS1	SIMPS0	PCKPS1	PCKPS0			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	POR 0 0 0 0 0 0 0 0										
Bit 7~6											

Bit 7~6	C1XPS1, C1XPS0: C1X Pin Remapping Control 00: C1X on PA5 01: C1X on PE6 10: C1X on PE7 11: Undefined
Bit 5~4	C0XPS1, C0XPS0 : C0X Pin Remapping Control 00: C0X on PA0 01: C0X on PE2 10: C0X on PE3 11: Undefined
Bit 3~2	SIMPS1, SIMPS0 : SIM Pin Remapping Control 00: SDO on PC1; SDI/SDA on PC0; SCK/SCL on PA7; <u>SCS</u> on PA6 01: SDO on PC5; SDI/SDA on PC4; SCK/SCL on PC3; <u>SCS</u> on PC2 10: SDO on PG5; SDI/SDA on PG4; SCK/SCL on PG3; <u>SCS</u> on PG2 11: Undefined
Bit 1~0	PCKPS1, PCKPS0: PCK and PINTB Pin Remapping Control 00: PCK on PA5; PINTB on PA4 01: PCK on PC1; PINTB on PC0 10: PCK on PG1; PINTB on PG0 11: Undefined



PRM1 Register

• HT67F30

H16/F30									
Bit	7	6	5	4	3	2	1	0	
Name	—	TCK1PS	TCK0PS	—	INT1PS	INT0PS	TP1B1PS	TP1B0PS	
R/W		R/W	R/W	—	R/W	R/W	R/W	R/W	
POR		0	0		0	0	0	0	
Bit 7	Unimple	emented, rea	ad as "0"						
Bit 6	0: TCK1	TCK1PS : TCK1 Pin Remapping Control 0: TCK1 on PA4 1: TCK1 on PE1							
Bit 5	0: TCK0	TCK0PS : TCK0 Pin Remapping Control 0: TCK0 on PA2 1: TCK0 on PE0							
Bit 4	Unimple	emented, rea	ad as "0"						
Bit 3	0: INT1	: INT1B Pi B on PA4 B on PE5	n Remappi	ng Control					
Bit 2	0: INT0	: INT0B Pi B on PA3 B on PE4	n Remappi	ng Control					
Bit 1	0: TP1B	TP1B1PS : TP1B_1 Pin Remapping Control 0: TP1B_1 on PC1 1: TP1B_1 on PD4							
Bit 0	TP1B0PS : TP1B_0 Pin Remapping Control 0: TP1B_0 on PC0 1: TP1B_0 on PD3								
HT67F40/H	T67E50								

• HT67F40/HT67F50

Bit	7	6	5	4	3	2	1	0		
Name	TCK2PS	TCK1PS	TCK0PS		INT1PS	INT0PS	TP1B1PS	TP1B0PS		
R/W	R/W	R/W	R/W		R/W	R/W	R/W	R/W		
POR	0	0	0	—	0	0	0	0		
Bit 7										

Bit 7	TCK2PS : TCK2 Pin Remapping Control 0: TCK2 on PC2 1: TCK2 on PE2
Bit 6	TCK1PS : TCK1 Pin Remapping Control 0: TCK1 on PA4 1: TCK1 on PE1
Bit 5	TCK0PS : TCK0 Pin Remapping Control 0: TCK0 on PA2 1: TCK0 on PE0
Bit 4	Unimplemented, read as "0"
Bit 3	INT1PS : INT1B Pin Remapping Control 0: INT1B on PA4 1: INT1B on PE5
Bit 2	INTOPS : INTOB Pin Remapping Control 0: INTOB on PA3 1: INTOB on PE4
Bit 1	TP1B1PS : TP1B_1 Pin Remapping Control 0: TP1B_1 on PC1 1: TP1B_1 on PD4
Bit 0	TP1B0PS : TP1B_0 Pin Remapping Control 0: TP1B_0 on PC0 1: TP1B_0 on PD3



PRM1 Register

• HT67F60

HT67F60									
Bit	7	6	5	4	3	2	1	0	
Name	TCK2PS	TCK1PS	TCK0PS	INT2PS	INT1PS	INT0PS	TP1B1PS	TP1B0PS	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	0: TCK2	TCK2PS : TCK2 Pin Remapping Control 0: TCK2 on PC2 1: TCK2 on PE2							
Bit 6	TCK1P9 0: TCK1 1: TCK1		n Remappi	ng Control					
Bit 5	0: TCK0	TCK0PS : TCK0 Pin Remapping Control 0: TCK0 on PA2 1: TCK0 on PE0							
Bit 4	INT2PS 0: INT2 1: INT2		Remapping	g Control					
Bit 3	0: INT11	: INT1B Pi B on PA4 B on PE5	n Remappi	ng Control					
Bit 2	0: INT0I	: INT0B Pi B on PA3 B on PE4	n Remappi	ng Control					
Bit 1	TP1B1PS : TP1B_1 Pin Remapping Control 0: TP1B_1 on PC1 1: TP1B_1 on PD4								
Bit 0	0: TP1B	PS: TP1B_0 _0 on PC0 _0 on PD3	Pin Remap	oping Contr	ol				

PRM2 Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	_	—	TP1APS	TP01PS	TP00PS
R/W	—	—	—	—	—	R/W	R/W	R/W
POR	—	_	—	_	—	0	0	0

Bit 2	TP1APS: TP1A Pin Remapping Control
	0: TP1A on PA1
	1: TP1A on PD2

Bit 1	TP01PS : TP0_1 Pin Remapping Control
	0: TP0_1 on PA7
	1: TP0_1 on PD1
D'	

Bit 0 **TP00PS**: TP0_0 Pin Remapping Control 0: TP0_0 on PA0 1: TP0_0 on PD0



110/140									
Bit	7	6	5	4	3	2	1	0	
Name	—	—	TP21PS	TP20PS	TP1B2PS	TP1APS	TP01PS	TP00PS	
R/W	_	—	R/W	R/W	R/W	R/W	R/W	R/W	
POR			0	0	0	0	0	0	
Bit 7~6	Unimple	mented, rea	ad as "0"						
Bit 5	0: TP2_1	: TP2_1 Pin l on PC4 l on PD7	n Remappii	ng Control					
Bit 4	0: TP2_(TP20PS : TP2_0 Pin Remapping Control 0: TP2_0 on PC3 1: TP2_0 on PD6							
Bit 3	0: TP1B	S : TP1B_2 _2 on PC5 _2 on PD5	Pin Remaj	pping Contr	rol				
Bit 2	TP1AP 0: TP1A 1: TP1A		n Remappir	ng Control					
Bit 1	0: TP0_1	: TP0_1 Pin l on PC5 l on PD1	n Remappii	ng Control					
Bit 0 TP00PS : TP0_0 Pin Remapping Control 0: TP0_0 on PA0 1: TP0_0 on PD0									
HT67F50/HT67F60									
Bit	7	6	5	4	3	2	1	0	
Nama	TD24DC	TDOODO	TD04D0	TROOPO	TRADODO		TD04DC	TDOODO	

Bit	7	6	5	4	3	2	1	0
Name	TP31PS	TP31PS TP30PS TP21PS TP20PS TP1B2PS TP1APS TP01PS TP00PS						TP00PS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	Bit 7 TP31PS : TP3_1 Pin Remapping Control 0: TP3_1 on PG0 1: TP3_1 on PF1							
Bit 6	TP30PS : TP3_0 Pin Remapping Control 0: TP3_0 on PG3 1: TP3_0 on PF0							
Bit 5	TP21PS : TP2_1 Pin Remapping Control 0: TP2_1 on PC4 1: TP2_1 on PD7							
Bit 4	0: TP2_0	: TP2_0 Pin) on PC3) on PD6	n Remappin	ng Control				
Bit 3	0: TP1B	S: TP1B_2 _2 on PC5 _2 on PD5	Pin Remaj	pping Contr	rol			
Bit 2	TP1APS : TP1A Pin Remapping Control 0: TP1A on PA1 1: TP1A on PD2							
Bit 1	TP01PS : TP0_1 Pin Remapping Control 0: TP0_1 on PC5 1: TP0_1 on PD1							
Bit 0	TP00PS : TP0_0 Pin Remapping Control 0: TP0_0 on PA0 1: TP0_0 on PD0							




I/O Pin Structures

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers, PAC~PHC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers, PA~PH, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



Generic Input/Output Structure



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has either two or three individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Enhanced TM sections.

Introduction

The devices contain from two to four TMs depending upon which device is selected with each TM having a reference name of TM0, TM1, TM2 and TM3. Each individual TM can be categorised as a certain type, namely Compact Type TM, Standard Type TM or Enhanced Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact, Standard and Enhanced TMs will be described in this section, the detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three types of TMs are summarised in the accompanying table.

Function	СТМ	STM	ETM
Timer/Counter	\checkmark	\checkmark	\checkmark
I/P Capture	—	\checkmark	\checkmark
Compare Match Output	—		\checkmark
PWM Channels	1	1	2
Single Pulse Output	—	1	2
PWM Alignment	Edge	Edge	Edge & Centre
PWM Adjustment Period & Duty	Duty or Period	Duty or Period	Duty or Period

TM Function Summary

Each device in the series contains a specific number of either Compact Type, Standard Type and Enhanced Type TM units which are shown in the table together with their individual reference name, TM0~TM3.

Device	TM0	TM1	TM2	TM3
HT67F30	10-bit CTM	10-bit ETM	—	—
HT67F40	10-bit CTM	10-bit ETM	16-bit STM	—
HT67F50	10-bit CTM	10-bit ETM	16-bit STM	10-bit CTM
HT67F60	10-bit CTM	10-bit ETM	16-bit STM	10-bit CTM

TM Name/Type Reference



TM Operation

The three different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the $TnCK2\sim TnCK0$ bits in the TM control registers. The clock source can be a ratio of either the system clock f_{SYS} or the internal high clock f_H , the f_{TBC} clock source or the external TCKn pin. Note that setting these bits to the value 101 will select a reserved clock input, in effect disconnecting the TM clock source. The TCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact and Standard type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. As the Enhanced type TM has three internal comparators and comparator A or comparator B or comparator P compare match functions, it consequently has three internal interrupts. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

Each of the TMs, irrespective of what type, has one TM input pin, with the label TCKn. The TM input pin, is essentially a clock source for the TM and is selected using the TnCK2~TnCK0 bits in the TMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the TnCK2~TnCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.

The TMs each have one or more output pins with the label TPn. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external TPn output pin is also the pin where the TM generates the PWM output waveform. As the TM output pins are pin-shared with other function, the TM output function must first be setup using registers. A single bit in one of the registers determines if its associated pin is to be used as an external TM output pin or if it is to have another function. The number of output pins for each TM type and device is different, the details are provided in the accompanying table.

All TM output pin names have a "_n" suffix. Pin names that include a "_1" or "_2" suffix indicate that they are from a TM with multiple output pins. This allows the TM to generate a complimentary output pair, selected using the I/O register data bits.



Dev	ice	СТМ	STM	ETM	Registers
HT67	7F30	TP0_0, TP0_1	_	TP1A, TP1B_0, TP1B_1	TMPC0
HT67	'F40	TP0_0, TP0_1	TP2_0, TP2_1	TP1A, TP1B_0, TP1B_1, TP1B_2	TMPC0, TMPC1
HT67	7F50	TP0_0, TP0_1 TP3_0, TP3_1	TP2_0, TP2_1	TP1A, TP1B_0, TP1B_1, TP1B_2	TMPC0, TMPC1
HT67	7F60	TP0_0, TP0_1 TP3_0, TP3_1	TP2_0, TP2_1	TP1A, TP1B_0, TP1B_1, TP1B_2	TMPC0, TMPC1

TM Output Pins


TM Input/Output Pin Control Registers

Selecting to have a TM input/output or whether to retain its other shared function, is implemented using one or two registers, with a single bit in each register corresponding to a TM input/output pin. Setting the bit high will setup the corresponding pin as a TM input/output, if reset to zero the pin will retain its original other function.

Registers	Device				В	it			
Registers	Device	7	6	5	4	3	2	1	0
TMPC0	HT67F30	T1ACP0	_	T1BCP1	T1BCP0	—	_	T0CP1	T0CP0
TMPC0	HT67F40 HT67F50 HT67F60	T1ACP0	T1BCP2	T1BCP1	T1BCP0	_	_	T0CP1	T0CP0
TMPC1	HT67F40	—	—	—	—	—	—	T2CP1	T2CP0
TMPC1	HT67F50 HT67F60			T3CP1	T3CP0			T2CP1	T2CP0

TM Input/Output Pin Control Registers List






HT67F30 TM Function Pin Control Block Diagram

Note: (1) The I/O register data bits shown are used for TM output inversion control.






HT67F40 TM0 & TM2 Function Pin Control Block Diagram

Note: (1) The I/O register data bits shown are used for TM output inversion control.(2) In the Capture Input Mode, the TM pin control register must never enable more than one TM input.






HT67F40 TM1 Function Pin Control Block Diagram

Note: (1) The I/O register data bits shown are used for TM output inversion control.






HT67F50 and HT67F60 TM0, TM2, TM3 Function Pin Control Block Diagram

Note: (1) The I/O register data bits shown are used for TM output inversion control.







Note: (1) The I/O register data bits shown are used for TM output inversion control.



TMPC0 Register

• HT67F30

	_	•	-		•	•		
Bit	7	6	5	4	3	2	1	0
Name	T1ACP0 — T1BCP1 T1BCP0 — — T0CP1 T0CP0							T0CP0
R/W	R/W — R/W R/W — — R/W R/W							
POR	1		0	1	_		0	1
Bit 7	T1ACP0 : TP1A pin Control 0: disable 1: enable							
Bit 6	Unimple	mented, rea	ad as "0"					
Bit 5	T1BCP1 : TP1B_1 pin Control 0: disable 1: enable							
Bit 4	T1BCP 0: disabl 1: enable	e	pin Control					
Bit 3~2	Unimple	mented, rea	ad as "0"					
Bit 1	T0CP1 : TP0_1 pin Control 0: disable 1: enable							
Bit 0	T0CP0 : TP0_0 pin Control 0: disable 1: enable							
HT67E40/HT67E50/HT67E60								

• HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	T1ACP0	T1BCP2	T1BCP1	T1BCP0	—	—	T0CP1	T0CP0
R/W	R/W	R/W	R/W	R/W	—	—	R/W	R/W
POR	1	0	0	1	—	—	0	1
Bit 7	T1ACP0 : TP1A pin Control 0: disable 1: enable							
Bit 6	T1BCP2: TP1B_2 pin Control 0: disable 1: enable							
Bit 5	T1BCP1 : TP1B_1 pin Control 0: disable 1: enable							
Bit 4	T1BCP0 : TP1B_0 pin Control 0: disable 1: enable							
Bit 3~2	Unimplemented, read as "0"							
Bit 1	T0CP1 : TP0_1 pin Control 0: disable 1: enable							
Bit 0	TOCPO	TPO 0 pin	Control					

Bit 0 **T0CP0**: TP0_0 pin Control 0: disable 1: enable



TMPC1 Register

• HT67F40

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	_	T2CP1	T2CP0
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	—	_		—	—	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 T2CP1: TP2_1 pin Control

0: disable 1: enable

Bit 0	T2CP0: TP2_0 pin Control
	0: disable
	1: enable

• HT67F50/HT67F60


Bit	7	6	5	4	3	2	1	0
Name	—	—	T3CP1	T3CP0	—		T2CP1	T2CP0
R/W	—	—	R/W	R/W	—	_	R/W	R/W
POR	—	—	0	1	—	_	0	1

Bit 7~6	Unimplemented, read as "0"
Bit 5	T3CP1 : TP3_1 pin Control 0: disable 1: enable
Bit 4	T3CP0 : TP3_0 pin Control 0: disable 1: enable
Bit 3~2	Unimplemented, read as "0"
Bit 1	T2CP1 : TP2_1 pin Control 0: disable 1: enable
Bit 0	T2CP0 : TP2_0 pin Control 0: disable 1: enable



Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA and CCRB registers, being either 10-bit or 16-bit, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.



The following steps show the read and write procedures:

- Writing Data to CCRB or CCRA
 - Step 1. Write data to Low Byte TMxAL or TMxBL
 note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte TMxAH or TMxBH
 - here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRB or CCRA
 - Step 1. Read data from the High Byte TMxDH, TMxAH or TMxBH
 - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte TMxDL, TMxAL or TMxBL
 - this step reads data from the 8-bit buffer.

As the CCRA and CCRB registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRB low byte registers, named TMxAL and TMxBL, using the following access procedures. Accessing the CCRA or CCRB low byte registers without following these access procedures will result in unpredictable values.



Compact Type TM – CTM


Although the simplest form of the three TM types, the Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive one or two external output pins. These two external output pins can be the same signal or the inverse signal.

ТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT67F30	10-bit CTM	0	TCK0	TP0_0, TP0_1
HT67F40	10-bit CTM	0	TCK0	TP0_0, TP0_1
HT67F50	10-bit CTM	0, 3	TCK0, TCK3	TP0_0, TP0_1; TP3_0, TP3_1
HT67F60	10-bit CTM	0, 3	TCK0, TCK3	TP0_0, TP0_1; TP3_0, TP3_1

Compact TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.



Compact Type TM Block Diagram



Compact Type TM Register Description

Overall operation of the Compact TM is controlled using six registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMnC0	TnPAU	TnCK2	TnCK1	TnCK0	TnON	TnRP2	TnRP1	TnRP0
TMnC1	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnDPX	TnCCLR
TMnDL	D7	D6	D5	D4	D3	D2	D1	D0
TMnDH	_	_	_	_		_	D9	D8
TMnAL	D7	D6	D5	D4	D3	D2	D1	D0
TMnAH	_	_	_	_		_	D9	D8

Compact TM Register List (n=0 or 3)

TMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TMnDL**: TMn Counter Low Byte Register bit 7 ~ bit 0 TMn 10-bit Counter bit 7 ~ bit 0

TMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	D9	D8
R/W	—	—		—	_	—	R	R
POR				—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TMnDH**: TMn Counter High Byte Register bit 1 ~ bit 0 TMn 10-bit Counter bit 9 ~ bit 8

TMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TMnAL**: TMn CCRA Low Byte Register bit 7 ~ bit 0 TMn 10-bit CCRA bit 7 ~ bit 0

TMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	_	D9	D8
R/W	_		—	—	—	_	R/W	R/W
POR			_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TMnAH**: TMn CCRA High Byte Register bit 1 ~ bit 0 TMn 10-bit CCRA bit 9 ~ bit 8



TMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	TnPAU	TnCK2	TnCK1	TnCK0	TnON	TnRP2	TnRP1	TnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TnPAU: TMn Counter Pause Control

0: run

1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 TnCK2~TnCK0: Select TMn Counter clock

000: f_{SYS}/4 001: f_{SYS} 010: f_H/16

011: f_H/64

100: f_{tbc}

101: Undefined

110: TCKn rising edge clock

111: TCKn falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 TnON: TMn Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value. If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TnOC bit, when the TnON bit changes from low to high.

Bit 2~0 TnRP2~TnRP0: TMn CCRP 3-bit register, compared with the TMn Counter bit 9~bit 7

Comparator P Match Period 000: 1024 TMn clocks 001: 128 TMn clocks 010: 256 TMn clocks 011: 384 TMn clocks 100: 512 TMn clocks 101: 640 TMn clocks 110: 768 TMn clocks

111. 206 TMm alasha

maximum value.

111: 896 TMn clocks These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the TnCCLR bit is set to zero. Setting the TnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples.

Clearing all three bits to zero is in effect allowing the counter to overflow at its



TMnC1 Register

Bit	7	6	5	4	3	2	1	0
Name	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnDPX	TnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 TnM1~TnM0: Select TMn Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the TnM1 and TnM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 **TnIO1~TnIO0**: Select TPn_0, TPn_1 output function

Compare Match Output Mode 00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode

00: PWM Output inactive state

01: PWM Output active state

- 10: PWM output
- 11: Undefined

Timer/counter Mode

unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the TnOC bit in the TMnC1 register. Note that the output level requested by the TnIO1 and TnIO0 bits must be different from the initial value setup using the TnOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the TnON bit from low to high.

In the PWM Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the TnIO1 and TnIO0 bits only after the TMn has been switched off. Unpredictable PWM outputs will occur if the TnIO1 and TnIO0 bits are changed when the TM is running.

Bit 3

TnOC: TPn_0, TPn_1 Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode.

It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.

Bit 2	TnPOL: TPn_0, TPn_1 Output polarity Control 0: Non-invert 1: Invert
	This bit controls the polarity of the TPn_0 or TPn_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.
Bit 1	TnDPX : TMn PWM period/duty Control 0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period
	This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.
Bit 0	TnCCLR : Select TMn Counter clear condition 0: TMn Comparatror P match 1: TMn Comparatror A match
	This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the
	Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The TnCCLR bit is not used in the PWM Mode.

Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.

Compare Match Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the TnAF interrupt request flag will not be generated.


As the name of the mode suggests, after a comparison is made, the TM output pin will change state. The TM output pin condition however only changes state when an TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the




TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.


Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.





- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to its initial state by a TnON bit rising edge



Compare Match Output Mode — TnCCLR = 1

- Note: 1. With TnCCLR=1, a Comparator A match will clear the counter
 - 2. The TM output pin is controlled only by the TnAF flag
 - 3. The output pin is reset to its initial state by a TnON bit rising edge
 - 4. The TnPF flag is not generated when TnCCLR=1

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.



CTM, PWM Mode, Edge-aligned Mode, T0DPX=0

,	, 0	0	,					
CCRP	001b	010b	011b	100b	101b	110b	111b	000b
Period	128	256	384	512	640	768	896	1024
Duty	CCRA							

If $f_{SYS} = 16MHz$, TM clock source is $f_{SYS}/4$, CCRP = 100b and CCRA = 128,


The CTM PWM output frequency = $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 7.8125$ kHz, duty = 128/512 = 25%.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

CTM, PWM Mode, Edge-aligned Mode, T0DPX=1

CCRP	001b	010b	011b	100b	101b	110b	111b	000b	
Period		CCRA							
Duty	128	256	384	512	640	768	896	1024	

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value.






Note: 1. Here TnDPX=0 - Counter cleared by CCRP

2. A counter clear sets the PWM Period

3. The internal PWM function continues even when TnIO [1:0] = 00 or 01

4. The TnCCLR bit has no influence on PWM operation





- Note: 1. Here TnDPX = 1 Counter cleared by CCRA
 - 2. A counter clear sets the PWM Period
 - 3. The internal PWM function continues even when TnIO [1:0] = 00 or 01
 - 4. The TnCCLR bit has no influence on PWM operation

Standard Type TM – STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard TM can also be controlled with an external input pin and can drive one or two external output pins.

СТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT67F30	—	—	—	—
HT67F40	16-bit STM	2	TCK2	TP2_0, TP2_1
HT67F50	16-bit STM	2	TCK2	TP2_0, TP2_1
HT67F60	16-bit STM	2	TCK2	TP2_0, TP2_1

Standard TM Operation

There are two sizes of Standard TMs, one is 10-bits wide and the other is 16-bits wide. At the core is a 10 or 16-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3 or 8-bits wide whose value is compared the with highest 3 or 8 bits in the counter while the CCRA is the ten or sixteen bits and therefore compares all counter bits.


The only way of changing the value of the 10 or 16-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are



selected using relevant internal registers.

Standard Type TM Register Description

Overall operation of the Standard TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10 or 16-bit value, while a read/write register pair exists to store the internal 10 or 16-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three or eight CCRP bits.



Standard Type TM Block Diagram

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM2C0	T2PAU	T2CK2	T2CK1	T2CK0	T2ON	—	—	—
TM2C1	T2M1	T2M0	T2IO1	T2IO0	T2OC	T2POL	T2DPX	T2CCLR
TM2DL	D7	D6	D5	D4	D3	D2	D1	D0
TM2DH	D15	D14	D13	D12	D11	D10	D9	D8
TM2AL	D7	D6	D5	D4	D3	D2	D1	D0
TM2AH	D15	D14	D13	D12	D11	D10	D9	D8
TM2RP	D7	D6	D5	D4	D3	D2	D1	D0

16-bit Standard TM Register List (for HT67F40/HT67F50/HT67F60)



16-bit Standard TM Register List – HT67F40/HT67F50/HT67F60

TM2C0 Register – 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	T2PAU	T2CK2	T2CK1	T2CK0	T2ON	—	—	—
R/W	R/W	R/W	R/W	R/W	R/W	—	—	—
POR	0	0	0	0	0	—	—	—

Bit 7 T2PAU: TM2 Counter Pause Control

0: Run 1: Pause

I: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 T2CK2, T2CK1, T2CK0: Select TM2 Counter clock

000: $f_{SYS}/4$

- $001: f_{SYS}$
- 010: f_H/16
- 011: f_H/64
- 100: f_{TBC}

101: Undefined

- 110: TCK2 rising edge clock
- 111: TCK2 falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3 T2ON: TM2 Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T2OC bit, when the T2ON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

• TM2C1 Register – 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	T2M1	T2M0	T2IO1	T2IO0	T2OC	T2POL	T2DPX	T2CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T2M1 and T2M0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T2IO1~T2IO0: Select TP2_0, TP2_1 output function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Mode/ Single Pulse Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Single pulse output

Capture Input Mode

00: Input capture at rising edge of TP2_0, TP2_1

01: Input capture at falling edge of TP2_0, TP2_1

10: Input capture at falling/rising edge of TP2_0, TP2_1

11: Input capture disabled

Timer/counter Mode:

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the T2IO1 and T2IO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T2OC bit in the TM2C1 register. Note that the output level requested by the T2IO1 and T2IO0 bits must be different from the initial value setup using the T2OC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T2ON bit from low to high.

In the PWM Mode, the T1IO1 and T1IO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the T1IO1 and T1IO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the T1IO1 and T1IO0 bits are changed when the TM is running.



Bit 3	T2OC : TP2_0, TP2_1 Output control bit
	Compare Match Output Mode
	0: Initial low
	1: Initial high
	PWM Mode/ Single Pulse Output Mode
	0: Active low
	1: Active high
	This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/
	Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In
	the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low.
Bit 2	T2POL: TP2 0, TP2 1 Output polarity Control
	0: Non-invert 1: Invert
	This bit controls the polarity of the TP2_0 or TP2_1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode.
Bit 1	T2DPX: TM2 PWM period/duty Control
	0: CCRP - period; CCRA - duty
	1: CCRP - duty; CCRA - period
	This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.
Bit 0	T2CCLR: Select TM2 Counter clear condition
	0: TM2 Comparator P match
	1: TM2 Comparator A match
	This bit is used to select the method which clears the counter. Remember that the Standard TM contains two comparators, Comparator A and Comparator P, either of
	which can be selected to clear the internal counter. With the T2CCLR bit set high, the
	counter will be cleared when a compare match occurs from the Comparator A. When
	the bit is low, the counter will be cleared when a compare match occurs from the
	Comparator P or with a counter overflow. A counter overflow clearing method can
	only be implemented if the CCRP bits are all cleared to zero. The T1CCLR bit is not
	used in the PWM, Single Pulse or Input Capture Mode.

• TM2DL Register – 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2DL: TM2 Counter Low Byte Register bit 7~bit 0 TM2 16-bit Counter bit 7~bit 0

• TM2DH Register – 16-bit STM

	0							
Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM2DH: TM2 Counter High Byte Register bit 7~bit 0 TM2 16-bit Counter bit 15~bit 8

• TM2AL Register – 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TM2AL**: TM2 CCRA Low Byte Register bit 7~bit 0 TM2 16-bit CCRA bit 7~bit 0

TM2AH Register – 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TM2AH:** TM2 CCRA High Byte Register bit 7~bit 0 TM2 16-bit CCRA bit 15~bit 8

• TM2RP Register – 16-bit STM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TM2RP**: TM2 CCRP Register bit 7 ~ bit 0

TM2 CCRP 8-bit register, compared with the TM2 Counter bit 15 \sim bit 8. Comparator P Match Period

0: 65536 TM2 clocks

1~255: 256 x (1~255) TM2 clocks

These eight bits are used to setup the value on the internal CCRP 8-bit register, which are then compared with the internal counter's highest eight bits. The result of this comparison can be selected to clear the internal counter if the T2CCLR bit is set to zero. Setting the T2CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest eight counter bits, the compare values exist in 256 clock cycle multiples. Clearing all eight bits to zero is in effect allowing the counter to overflow at its maximum value.



Standard Type TM Operating Modes

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.

Compare Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be set to "0".

As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when an TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.

CCRP	001b	010b	011b	100b	101b	110b	111b	000b
Period	128	256	384	512	640	768	896	1024
Duty				CC	RA			

If $f_{SYS} = 16MHz$, TM clock source select $f_{SYS}/4$, CCRP = 100b and CCRA = 128,

The STM PWM output frequency = ($f_{SYS}/4$) / 512 = $f_{SYS}/2048$ = 7.8125kHz, duty = 128/512 = 25%

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

10-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=1

CCRP	001b	010b	011b	100b	101b	110b	111b	000b		
Period		CCRA								
Duty	128	256	384	512	640	768	896	1024		

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value.



16-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=0

CCRP	1~255	000b
Period	CCRP x 256	65536
Duty	CC	RA

If $f_{SYS} = 16MHz$, TM clock source select $f_{SYS}/4$, CCRP = 2 and CCRA = 128,


The STM PWM output frequency = $(f_{SYS}/4) / (2 \ge 256) = f_{SYS}/2048 = 7.8125$ kHz, duty = 128 / (2 $\ge 256) = 25\%$.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

16-bit STM, PWM Mode, Edge-aligned Mode, T0DPX=1


ſ	CCRP	1~255 000b				
	Period	CCRA				
	Duty	CCRP x 256	65536			

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the (CCRP x 256) except when the CCRP value is equal to 000b.





- 2. The TM output pin is controlled only by the TnAF flag
- 3. The output pin is reset to itsinitial state by a TnON bit rising edge



Compare Match Output Mode — TnCCLR = 1 Note: 1. With TnCCLR=1 a Comparator A match will clear the counter 2. The TM output pin is controlled only by the TnAF flag 3. The output pin is reset to its initial state by a TnON bit rising edge 4. A TnPF flag is not generated when TnCCLR=1

Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.


PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.



An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.






Note: 1. Here TnDPX=0 - Counter cleared by CCRP


2. A counter clear sets the PWM Period

3. The internal PWM function continues running even when TnIO [1:0] = 00 or 01

4. The TnCCLR bit has no influence on PWM operation








- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when TnIO [1:0] = 00 or 01
- 4. The TnCCLR bit has no influence on PWM operation


Single Pulse Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.

The trigger for the pulse output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.







Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse is triggered by the TCKn pin or by setting the TnON bit high
- 4. A TCKn pin active edge will automatically set the TnON bit hight
- 5. In the Single Pulse Mode, TnIO [1:0] must be set to "11" and can not be changed.

However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a TM interrupt. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR and TnDPX bits are not used in this Mode.


Capture Input Mode

To select this mode bits TnM1 and TnM0 in the TMnC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPn_0 or TPn_1 pin, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnIO1 and TnIO0 bits in the TMnC1 register. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPn_0 or TPn_1 pin the present value in the counter will be latched into the CCRA registers and a TM interrupt generated. Irrespective of what events occur on the TPn_0 or TPn_1 pin the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnIO1 and TnIO0 bits can select the active trigger edge on the TPn_0 or TPn_1 pin to be a rising edge, falling edge or both edge types. If the TnIO1 and TnIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPn_0 or TPn_1 pin, however it must be noted that the counter will continue to run.



As the TPn_0 or TPn_1 pin is pin shared with other functions, care must be taken if the TM is in the Input Capture Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR and TnDPX bits are not used in this Mode.



Capture Input Mode

- Note: 1. TnM [1:0] = 01 and active edge set by the TnIO [1:0] bits
 - 2. A TM Capture input pin active edge transfers the counter value to CCRA
 - 3. TnCCLR bit not used
 - 4. No output function TnOC and TnPOL bits are not used
 - 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



Enhanced Type TM – ETM


The Enhanced Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Enhanced TM can also be controlled with an external input pin and can drive three or four external output pins.

СТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT67F30	10-bit ETM	1	TCK1	TP1A; TP1B_0, TP1B_1
HT67F40	10-bit ETM	1	TCK1	TP1A, TP1B_0, TP1B_1, TP1B_2
HT67F50	10-bit ETM	1	TCK1	TP1A, TP1B_0, TP1B_1, TP1B_2
HT67F60	10-bit ETM	1	TCK1	TP1A, TP1B_0, TP1B_1, TP1B_2

Enhanced TM Operation

At its core is a 10-bit count-up/count-down counter which is driven by a user selectable internal or external clock source. There are three internal comparators with the names, Comparator A, Comparator B and Comparator P. These comparators will compare the value in the counter with the CCRA, CCRB and CCRP registers. The CCRP comparator is 3-bits wide whose value is compared with the highest 3-bits in the counter while CCRA and CCRB are 10-bits wide and therefore compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Enhanced Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control output pins. All operating setup conditions are selected using relevant internal registers.



Enhanced Type TM Block Diagram



Enhanced Type TM Register Description

Overall operation of the Enhanced TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRB value. The remaining three registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TM1C0	T1PAU	T1CK2	T1CK1	T1CK0	T1ON	T1RP2	T1RP1	T1RP0
TM1C1	T1AM1	T1AM0	T1AIO1	T1AIO0	T1AOC	T1APOL	T1CDN	T1CCLR
TM1C2	T1BM1	T1BM0	T1BIO1	T1BIO0	T1BOC	T1BPOL	T1PWM1	T1PWM0
TM1DL	D7	D6	D5	D4	D3	D2	D1	D0
TM1DH		—	_	_	_	_	D9	D8
TM1AL	D7	D6	D5	D4	D3	D2	D1	D0
TM1AH		_	_	_	—	_	D9	D8
TM1BL	D7	D6	D5	D4	D3	D2	D1	D0
TM1BH	—	—	—	_	—	—	D9	D8

10-bit Enhanced TM Register List (if ETM is TM1)

10-bit Enhanced TM Register List – HT67F30/HT67F40/HT67F50/HT67F60

• TM1C0 Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	T1PAU	T1CK2	T1CK1	T1CK0	T1ON	T1RP2	T1RP1	T1RP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 T1PAU: TM1 Counter Pause Control

0: run

1: pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 T1CK2~T1CK0: Select TM1 Counter clock

 $\begin{array}{c} 000: \; f_{\rm SYS}/4 \\ 001: \; f_{\rm SYS} \\ 010: \; f_{\rm H}/16 \end{array}$

011: f_H/64

100: f_{tbc}

101: Undefined

110: TCK1 rising edge clock 111: TCK1 falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{TBC} are other internal clocks, the details of which can be found in the oscillator section.



Bit 3 T10N: TM1 Counter On/Off Control

0:	Off	

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the T1OC bit, when the T1ON bit changes from low to high.

Bit 2~0 T1RP2~T1RP0: TM1 CCRP 3-bit register, compared with the TM1 Counter bit 9~bit 7

Comparator P Match Period 000: 1024 TM1 clocks 001: 128 TM1 clocks 010: 256 TM1 clocks 011: 384 TM1 clocks 100: 512 TM1 clocks 101: 640 TM1 clocks 110: 768 TM1 clocks 111: 896 TM1 clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter_T highest three bits. The result of this comparison can be selected to clear the internal counter if the T1CCLR bit is set to zero. Setting the T1CCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

• TM1C1 Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	T1AM1	T1AM0	T1AIO1	T1AIO0	T1AOC	T1APOL	T1CDN	T1CCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T1AM1~T1AM0: Select TM1 CCRA Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T1AM1 and T1AM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4

T1AIO1~T1AIO0: Select TP1A output function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Mode/ Single Pulse Output Mode

- 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM output
- 11: Single pulse output

Capture Input Mode 00: Input capture at rising edge of TP1A 01: Input capture at falling edge of TP1A 10: Input capture at falling/rising edge of TP1A 11: Input capture disabled Timer/counter Mode Unused These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running. In the Compare Match Output Mode, the T1AIO1 and T1AIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T1AOC bit in the TM1C1 register. Note that the output level requested by the T1AIO1 and T1AIO0 bits must be different from the initial value setup using the T1AOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T1ON bit from low to high. In the PWM Mode, the T1AIO1 and T1AIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the T1AIO1 and T1AIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the T1AIO1 and T1AIO0 bits are changed when the TM is running. Bit 3 T1AOC: TP1A Output control bit Compare Match Output Mode 0: Initial low 1: Initial high PWM Mode/ Single Pulse Output Mode 0: Active low 1: Active high This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low. T1APOL: TP1A Output polarity Control Bit 2 0: Non-invert 1: Invert This bit controls the polarity of the TP1A output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode. Bit 1 T1CDN: TM1 Counter count up or down flag 0: Count up 1: Count down Bit 0 T1CCLR: Select TM1 Counter clear condition 0: TM1 Comparator P match 1: TM1 Comparator A match This bit is used to select the method which clears the counter. Remember that the Enhanced TM contains three comparators, Comparator A, Comparator B and Comparator P, but only Comparator A or Comparator P can be selected to clear the internal counter. With the T1CCLR bit set high, the counter will be cleared when a



compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The T1CCLR bit is not used in the Single Pulse or Input Capture Mode.

• TM1C2 Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	T1BM1	T1BM0	T1BIO1	T1BIO0	T1BOC	T1BPOL	T1PWM1	T1PWM0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 T1BM1~T1BM0: Select TM1 CCRB Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

- 10: PWM Mode or Single Pulse Output Mode
- 11: Timer/Counter mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the T1BM1 and T1BM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 T1BIO1~T1BIO0: Select TP1B_0, TP1B_1, TP1B_2 output function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output

PWM Mode/Single Pulse Output Mode

- 00: PWM Output inactive state
- 01: PWM Output active state
- 10: PWM output
- 11: Single pulse output

Capture Input Mode

- 00: Input capture at rising edge of TP1B_0, TP1B_1, TP1B_2
- 01: Input capture at falling edge of TP1B_0, TP1B_1, TP1B_2
- 10: Input capture at falling/rising edge of TP1B_0, TP1B_1, TP1B_2
- 11: Input capture disabled
- Timer/counter Mode

Unused

These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the T1BIO1 and T1BIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the T1BOC bit in the TM1C2 register. Note that the output level requested by the T1BIO1 and T1BIO0 bits must be different from the initial value setup using the T1BOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the T1ON bit from low to high.

In the PWM Mode, the T1BIO1 and T1BIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the value of the T1BIO1 and T1BIO0 bits only after the TM has been switched off. Unpredictable PWM outputs will occur if the T1BIO1 and T1BIO0 bits are changed when the TM is running.



Bit 3 T1BOC: TP1B_0, TP1B_1, TP1B_2 Output control bit Compare Match Output Mode 0: Initial low 1: Initial high PWM Mode/ Single Pulse Output Mode 0: Active low 1: Active high This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low. Bit 2 T1BPOL: TP1B_0, TP1B_1, TB1B_2 Output polarity Control 0: Non-invert 1: Invert This bit controls the polarity of the TP1B 0, TP1B 1, TP1B 2 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode. Bit 1~0 T1PWM1~T1PWM0: Select PWM Mode

- 00: Edge aligned
- 01: Centre aligned, compare match on count up
- 10: Centre aligned, compare match on count down
- 11: Centre aligned, compare match on count up or down

• TM1DL Register - 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TM1DL**: TM1 Counter Low Byte Register bit 7~bit 0 TM1 10-bit Counter bit 7~bit 0

• TM1DH Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	—	—		—	—	—	D9	D8
R/W	—	_	—	—	—	_	R	R
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TM1DH**: TM1 Counter High Byte Register bit 1~bit 0 TM1 10-bit Counter bit 9~bit 8

• TM1AL Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 TM1AL: TM1 CCRA Low Byte Register bit 7~bit 0 TM1 10-bit CCRA bit 7~bit 0



• TM1AH Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	—	—	D9	D8
R/W	_	—	—	_	—	—	R/W	R/W
POR	—	—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TM1AH:** TM1 CCRA High Byte Register bit 1~bit 0 TM1 10-bit CCRA bit 9~bit 8

• TM1BL Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 ~ 0 **TM1BL**: TM1 CCRB Low Byte Register bit 7~bit 0 TM1 10-bit CCRB bit 7~bit 0

• TM1BH Register – 10-bit ETM

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	_	D9	D8
R/W	_	_	—	—	—	—	R/W	R/W
POR		—	—	—	—	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TM1BH**: TM1 CCRB High Byte Register bit 1~bit 0 TM1 10-bit CCRB bit 9 ~ bit 8

Enhanced Type TM Operating Modes

The Enhanced Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the TnAM1 and TnAM0 bits in the TMnC1, and the TnBM1 and TnBM0 bits in the TMnC2 register.

ETM Operating Mode	CCRA Compare Match Output Mode	CCRA Timer/ Counter Mode		CCRB Single Pulse Output Mode	CCRB Input Capture Mode
CCRB Compare Match Output Mode	\checkmark	—	—	—	—
CCRB Timer/Counter Mode	—	\checkmark	—	—	_
CCRB PWM Output Mode	—	_	\checkmark	—	_
CCRB Single Pulse Output Mode	_	_		\checkmark	_
CCRB Input Capture Mode		—	—	—	\checkmark

"√": permitted

"—": not permitted





Compare Output Mode

To select this mode, bits TnAM1, TnAM0 and TnBM1, TnBM0 in the TMnC1/TMnC2 registers should be all cleared to zero. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both the TnAF and TnPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated.


As the name of the mode suggests, after a comparison is made, the TM output pin, will change state. The TM output pin condition however only changes state when an TnAF or TnBF interrupt request flag is generated after a compare match occurs from Comparator A or Comparator B. The TnPF interrupt request flag, generated from a compare match from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state is determined by the condition of the TnAIO1 and TnAIO0 bits in the TMnC1 register for ETM CCRA, and the TnBIO1 and TnBIO0 bits in the TMnC2 register for ETM CCRB. The TM output pin can be selected using the TnAIO1, TnAIO0 bits (for the TPnA pin) and TnBIO1, TnBIO0 bits (for the TPnB_0, TPnB_1 or TPnB_2 pins) to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator B. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnAIO1 or TnBOC bit for TPnA or TPnB_0, TPnB_1, TPnB_2 output pins. Note that if the TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits are zero then no pin change will take place.







- Note: 1. With TnCCLR=0 a Comparator P match will clear the counter
 - 2. The TPnA output pin is controlled only by the TnAF flag
 - 3. The output pin is reset to its initial state by a TnON bit rising edge








3. The output pin is reset to its initial state by a TnON bit rising edge





- Note: 1. With TnCCLR=1 a Comparator A match will clear the counter
 - 2. The TPnA output pin is controlled only by the TnAF flag
 - 3. The TPnA output pin is reset to its initial state by a TnON bit rising edge
 - 4. The TnPF flag is not generated when TnCCLR=1



ETM CCRB Compare Match Output Mode — TnCCLR = 1

- Note: 1. With TnCCLR=1 a Comparator A match will clear the counter
 - 2. The TPnB output pin is controlled only by the TnBF flag
 - 3. The TPnB output pin is reset to its initial state by a TnON bit rising edge
 - 4. The TnPF flag is not generated when TnCCLR=1

Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively and also the TnIO1 and TnIO0 bits should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.



An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.

• ETM, PWM Mode, Edge — aligned Mode, TnCCLR=0

CCRP	001b	010b	011b	100b	101b	110b	111b	000b		
Period	128	256	384	512	640	768	896	1024		
A Duty	CCRA									
B Duty		CCRB								

If $f_{SYS} = 16$ MHz, TM clock source select $f_{SYS}/4$, CCRP = 100b, CCRA = 128 and CCRB = 256,

The TP1A PWM output frequency = $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 7.8125$ kHz, duty = 128/512 = 25%.

The TP1B_n PWM output frequency = $(f_{SYS}/4) / 512 = f_{SYS}/2048 = 7.8125$ kHz, duty = 256/512 = 50%.

If the Duty value defined by CCRA or CCRB register is equal to or greater than the Period value, then the PWM output duty is 100%.

• ETM, PWM Mode, Edge — aligned Mode, TnCCLR=1

CCRA	1	2	3	511	512	1021	1022	1023		
Period	1	2	3	511	512	1021	1022	1023		
B Duty		CCRB								


• ETM, PWM Mode, Center — aligned Mode, TnCCLR=0


CCRP	001b	010b	011b	100b	101b	110b	111b	000b		
Period	256	512	768	1024	1280	1536	1792	2046		
A Duty	(CCRAx2)-1									
B Duty				(CCRI	3x2)-1					

• ETM, PWM Mode, Center — aligned Mode, TnCCLR=1


CCRA	1	2	3	511	512	1021	1022	1023		
Period	2	4	6	1022	1024	2042	2044	2046		
B Duty		(CCRBx2)-1								








- Note: 1. Here TnCCLR=0 therefore CCRP clears counter and determines the PWM period
 - 2. The internal PWM function continues running even when TnAIO [1:0] (or TnBIO [1:0]) = 00 or 01
 - 3. CCRA controls the TPnA PWM duty and CCRB controls the TPnB PWM duty



ETM PWM Mode — Edge Aligned

Note: 1. Here TnCCLR=1, therefore CCRA clears the counter and determines the PWM period
2. The internal PWM function continues running even when TnBIO [1:0] = 00 or 01
3. The CCRA controls the TPnB PWM period and CCRB controls the TPnB PWM duty
4. Here the TM pin control register should not enable the TPnA pin as a TM output pin.






ETM PWM Mode — Centre Aligned

Note: 1. Here TnCCLR=0 therefore CCRP clears the counter and determines the PWM period

- 2. TnPWM [1:0] =11 therefore the PWM is centre aligned
- 3. The internal PWM function continues running even when TnAIO [1:0] (or TnBIO [1:0]) = 00 or 01
- 4. CCRA controls the TPnA PWM duty and CCRB controls the TPnB PWM duty
- 5. CCRP will generate an interrupt request when the counter decrements to its zero value





- Note: 1. Here TnCCLR=1 therefore CCRA clears the counter and determines the PWM period
 - 2. TnPWM [1:0] =11 therefore the PWM is centre aligned
 - 3. The internal PWM function continues running even when TnBIO [1:0] = 00 or 01
 - 4. CCRA controls the TPnB PWM period and CCRB controls the TPnB PWM duty
 - 5. CCRP will generate an interrupt request when the counter decrements to its zero value




Single Pulse Mode


To select this mode, the required bit pairs, TnAM1, TnAM0 and TnBM1, TnBM0 should be set to 10 respectively and also the corresponding TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the TM output pin.

The trigger for the pulse TPnA output leading edge is a low to high transition of the TnON bit, which can be implemented using the application program. The trigger for the pulse TPnB output leading edge is a compare match from Comparator B, which can be implemented using the application program. However in the Single Pulse Mode, the TnON bit can also be made to automatically change from low to high using the external TCKn pin, which will in turn initiate the Single Pulse output of TPnA. When the TnON bit transitions to a high level, the counter will start running and the pulse leading edge of TPnA will be generated. The TnON bit should remain high when the pulse is in its active state. The generated pulse trailing edge of TPnA and TPnB will be generated when the TnON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the TnON bit and thus generate the Single Pulse output trailing edge of TPnA and TPnB. In this way the CCRA value can be used to control the pulse width of TPnA. The CCRA-CCRB value can be used to control the pulse width of TPnB. A compare match from Comparator A and Comparator B will also generate TM interrupts. The counter can only be reset back to zero when the TnON bit changes from low to high when the counter restarts. In the Single Pulse Mode CCRP is not used. The TnCCLR bit is also not used.







Single Pulse Mode

Note: 1. Counter stopped by CCRA

2. CCRP is not used

- 3. The pulse is triggered by the TCKn pin or by setting the TnON bit high
- 4. A TCKn pin active edge will automatically set the TnON bit high
- 5. In the Single Pulse Mode, TnAIO [1:0] and TnBIO [1:0] must be set to "11" and can not be changed.




Capture Input Mode

To select this mode bits TnAM1, TnAM0 and TnBM1, TnBM0 in the TMnC1 and TMnC2 registers should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins, whose active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits in the TMnC1 and TMnC2 registers. The counter is started when the TnON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins the present value in the counter will be latched into the CCRA and CCRB registers and a TM interrupt generated. Irrespective of what events occur on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins the counter will continue to free run until the TnON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a TM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits can select the active trigger edge on the TPnA and TPnB_0, TPnB_1, TPnB_2 pins to be a rising edge, falling edge or both edge types. If the TnAIO1, TnAIO0 and TnBIO1, TnBIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the TPnA and TPnB 0, TPnB 1, TPnB 2 pins, however it must be noted that the counter will continue to run.

As the TPnA and TPnB_0, TPnB_1, TPnB_2 pins are pin shared with other functions, care must be taken if the TM is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The TnCCLR, TnAOC, TnBOC, TnAPOL and TnBPOL bits are not used in this mode.




ETM CCRA Capture Input Mode

Note: 1. TnAM [1:0] = 01 and active edge set by the TnAIO [1:0] bits

- 2. The TM Capture input pin active edge transfers the counter value to CCRA
- 3. TnCCLR bit not used
- 4. No output function TnAOC and TnAPOL bits not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.





ETM CCRB Capture Input Mode

- Note: 1. TnBM [1:0] = 01 and active edge set by the TnBIO [1:0] bits
 - 2. The TM Capture input pin active edge transfers the counter value to CCRB
 - 3. TnCCLR bit not used
 - 4. No output function TnBOC and TnBPOL bits not used
 - 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.



Analog to Digital Converter

The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Overview

The devices contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into either a 12-bit digital value.

Part No.	Input Channels	A/D Channel Select Bits	Input Pins
HT67F30 HT67F40 HT67F50	8	ACS4, ACS2~ACS0	AN0~AN7
HT67F60	12	ACS4, ACS3~ACS0	AN0~AN11

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.

A/D Converter Register Description

Overall operation of the A/D converter is controlled using six registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three or four registers are control registers which setup the operating and control function of the A/D converter.


Register				В				
Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0	—	—	—	—
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	_	_	_	_	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS		ACS2	ACS1	ACS0
ADCR1	ACS4	VBGEN	_	VREFS		ADCK2	ADCK1	ADCK0
ACERL	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0

HT67F30/HT67F40/HT67F50 A/D Converter Register List

Desister Name				В	it			
Register Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0	—	—	—	—
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	—	—	—	—	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS	ACS3	ACS2	ACS1	ACS0
ADCR1	ACS4	VBGEN	—	VREFS	—	ADCK2	ADCK1	ADCK0
ACERL	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0
ACERH			—	_	ACE11	ACE10	ACE9	ACE8

HT67F60 A/D Converter Register List





A/D Converter Data Registers – ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

ADRFS 7 6 5 4 3 2 1 0									ADRL							
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Data Registers

A/D Converter Control Registers – ADCR0, ADCR1, ACERL, ACERH

To control the function and operation of the A/D converter, three or four control registers known as ADCR0, ADCR1, ACERL and ACERH are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status. The ACS3~ACS0 bits in the ADCR0 register and ACS4 bit is the ADCR1 register define the ADC input channel number. As the device contains only one actual analog to digital converter hardware circuit, each of the individual 8 or 12 analog inputs must be routed to the converter. It is the function of the ACS4~ACS0 bits to determine which analog channel input pins or internal 1.19V is actually connected to the internal A/D converter.

The ACERH and ACERL control registers contain the ACER11~ACER0 bits which determine which pins on Port A, PH0~PH3 are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. Setting the corresponding bit high will select the A/D input function, clearing the bit to zero will select either the I/O or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.



ADCR0 Register

• HT67F30/HT67F40/HT67F50

Bit	7	6	5	4	3	2	1	0
Name	START	EOCB	ADOFF	ADRFS	_	ACS2	ACS1	ACS0
R/W	R/W	R	R/W	R/W	_	R/W	R/W	R/W
POR	0	1	1	0	_	0	0	0
Bit 7	$0 \rightarrow 1 \rightarrow 0 \rightarrow 1$ This bit high and	is used to ir	he A/D con hitiate an A ed low aga	verter and s /D conversi in, the A/D	on process converter	. The bit is will initiate		
Bit 6	0: A/D 1: A/D This read	End of A/D conversion conversion d only flag : le conversion	ended in progress is used to in	s ndicate whe		conversion j be high.	process has	complete
Bit 5	ADOFF 0: ADC	C: ADC mo C module po C module po	dule power			C		
	zero to e switched consume be an im Note: 1.	enable the A d off reduce e a limited a portant con It is recom saving pov	A/D converting the de amount of particular sideration and to mended to ver.	ter. If the b evice powe power, ever in power se set ADOF	it is set hig r consump n when not nsitive batt F=1 before	tion. This b gh then the otion. As th executing ery powere e entering II	A/D conve le A/D con a conversio d applicatio	erter will l overter wi on, this ma ons.
		ADOFF=1	-		ADC modu	ıle.		
Bit 4	0: ADC 1: ADC	: ADC Data C Data MSE C Data MSE	is ADRH is ADRH	bit 7, LSB i bit 3, LSB i	s ADRL bi	it 0		
	registers					d A/D valu	e in the tw	o A/D da
Bit 3		mented, rea		, autu rogisi	er seetion.			
Bit 2~0	<u>^</u>	ACS1, ACS N0 N1 N2 N3 N4 N5 N6		/D channel	(when ACS	S4 is "0")		
	A/D con using the	werter each ese bits.	of the eig	ht A/D inp	uts must b	ere is only e routed to ne internal 1	the interna	al convert

If bit ACS4 in the ADCR1 register is set high then the internal 1.19V will be routed to the A/D Converter.



• HT67F60 7 4 2 1 Bit 6 5 3 0 Name START EOCB ADOFF ADRFS ACS3 ACS2 ACS1 ACS0 R/W R/W R/W R R/W R/W R/W R/W R/W POR 0 1 1 0 0 0 0 0 Bit 7 START: Start the A/D conversion $0 \rightarrow 1 \rightarrow 0$: start $0 \rightarrow 1$: reset the A/D converter and set EOCB to "1" This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process. When the bit is set high the A/D converter will be reset. Bit 6 EOCB: End of A/D conversion flag 0: A/D conversion ended 1: A/D conversion in progress This read only flag is used to indicate when an A/D conversion process has completed. When the conversion process is running the bit will be high. Bit 5 ADOFF : ADC module power on/off control bit 0: ADC module power on 1: ADC module power off This bit controls the power to the A/D internal function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications. Note: 1. It is recommended to set ADOFF=1 before entering IDLE/SLEEP Mode for saving power. 2. ADOFF=1 will power down the ADC module. Bit 4 ADRFS: ADC Data Format Control 0: ADC Data MSB is ADRH bit 7, LSB is ADRL bit 4 1: ADC Data MSB is ADRH bit 3, LSB is ADRL bit 0 This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section. Bit 3~0 ACS3, ACS2, ACS1, ACS0: Select A/D channel (when ACS4 is "0") 0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100: AN4 0101: AN5 0110: AN6 0111: AN7 1000: AN8 1001: AN9 1010: AN10 1011: AN11 1100~1111: undefined, can't be used These are the A/D channel select control bits. As there is only one internal hardware A/D converter each of the eight A/D inputs must be routed to the internal converter using these bits.

If bit ACS4 in the ADCR1 register is set high then the internal 1.19V will be routed to the A/DConverter.



ADCR1 Register

7	6	5	4	3	2	1	0
ACS4	VBGEN	_	VREFS	_	ADCK2	ADCK1	ADCK0
R/W	R/W		R/W		R/W	R/W	R/W
0	0		0	_	0	0	0
0: Disa 1: Enab This bit first hav converte	ble ble enables 1.7 e been set t r. When the	19V to be to enable th ACS4 bit	connected the bandgap is set high,	to the A/D circuit 1.19 the bandga	9V voltage ap 1.19V vo	to be used oltage will l	by the A/
0: Disa 1: Enat This bit When th If 1.19V the band When 1. for the b	ble controls th e bit is set is not used lgap referen 19V is swit andgap circ	the internal high the ba l by the A/I nce circuit ched on fo ruit to stabi	Bandgap c ndgap volta D converter will be au r use by the	age 1.19V of and the Ly tomatically A/D conve	can be used VR/LVD fu switched o erter, a time	l by the A/I nction is di off to conso e t _{BG} should	D converte sabled the erve powe be allowe
unimple	mented, rea	d as "0"					
0: Inter 1: VRE This bit then the	nal ADC po EF pin is used to s A/D conve	ower elect the re rter referen	ference vol	is supplied	on the ext	ernal VREI	F pin. If th
unimple	mented, rea	d as "0"					
000: fsv 001: fsv 010: fsv	rs rs/2 rs/4	ADCK0: S	elect ADC	clock sourc	ce		
	ACS4 R/W 0 ACS4: S 0: Disa 1: Enat This bit first hav converte the A/D VBGEN 0: Disa 1: Enat This bit When th If 1.19V the band When 1. for the b unimple VREFS 0: Inter 1: VRE This bit then the pin is lov VDD. unimple ADCK2 000: fs 001: fs 010: fs 01	ACS4VBGENR/WR/W00ACS4: Selecte Inter0: Disable1: EnableThis bit enables 1.1first have been set toconverter. When thethe A/D converter aVBGEN: Internal 10: Disable1: EnableThis bit controls theWhen the bit is setIf 1.19V is not usedthe bandgap referentWhen 1.19V is swittfor the bandgap circounimplemented, readVREFS: Selecte AI0: Internal ADC po1: VREF pinThis bit is used to sothen the A/D convertedpin is low, then theVDD.unimplemented, read	ACS4VBGEN—R/WR/W—00—ACS4: Selecte Internal 1.19V0: Disable1: EnableThis bit enables 1.19V to be offirst have been set to enable the converter. When the ACS4 bit the A/D converter and the otheVBGEN: Internal 1.19V Control: Disable1: EnableThis bit controls the internal1.19V Control: Disable1: EnableThis bit controls the internalWhen the bit is set high the bailf 1.19V is not used by the A/I the bandgap reference circuitWhen the bit is switched on for for the bandgap circuit to stabiunimplemented, read as "0"VREFS: Selecte ADC reference0: Internal ADC power1: VREF pinThis bit is used to select the referencethen the A/D converter reference0: Internal ADC power1: VREF pinThis bit is used to select the reference0: Internal ADC power1: VREF pinThis bit is used to select the reference00: fsyrs001: fsyrs/2010: fsyrs/2010: fsyrs/4	ACS4VBGENVREFSR/WR/WR/W000ACS4: Selecte Internal 1.19V as ADC inp 0: Disable 1: Enable1.19V to be connected to first have been set to enable the bandgap converter. When the ACS4 bit is set high, the A/D converter and the other A/D input VBGEN: Internal 1.19V Control 0: Disable 1: EnableThis bit controls the internal Bandgap c When the bit is set high the bandgap volta If 1.19V is not used by the A/D converter the bandgap reference circuit will be aut When 1.19V is switched on for use by the for the bandgap circuit to stabilise before unimplemented, read as "0"VREFS: Selecte ADC reference voltage 0: Internal ADC power 1: VREF pinThis bit is used to select the reference voltage pin is low, then the internal reference is us VDD. unimplemented, read as "0"ADCK2, ADCK1, ADCK0: Select ADC 000: fsvs 001: fsvs/2 010: fsvs/4	ACS4 VBGEN VREFS R/W R/W R/W 0 0 0 ACS4: Selecte Internal 1.19V as ADC input Control 0: Disable 1: Enable This bit enables 1.19V to be connected to the A/D first have been set to enable the bandgap circuit 1.19 converter. When the ACS4 bit is set high, the bandgat the A/D converter and the other A/D input channels of VBGEN: Internal 1.19V Control 0: Disable 1: Enable This bit controls the internal Bandgap circuit on/o When the bit is set high the bandgap voltage 1.19V of the bandgap reference circuit will be automatically When 1.19V is switched on for use by the A/D converter in the bandgap circuit to stabilise before implemented unimplemented, read as "0" VREFS: Selecte ADC reference voltage 0: Internal ADC power 1: VREF pin This bit is used to select the reference voltage for the then the A/D converter reference voltage is supplied pin is low, then the internal reference is used which is VDD. unimplemented, read as "0" ADCK2, ADCK1, ADCK0: Select ADC clock source 000: fsys 001: fsys/2 001: fsys/2 001: fsys/2 010: fsys/2	ACS4 VBGEN VREFS ADCK2 R/W R/W R/W R/W R/W 0 0 - 0 - 0 ACS4: Selecte Internal 1.19V as ADC input Control 0: Disable 1: Enable 0 - 0 ACS4: Selecte Internal 1.19V to be connected to the A/D converter. first have been set to enable the bandgap circuit 1.19V voltage converter. When the ACS4 bit is set high, the bandgap 1.19V voltage converter. When the ACS4 bit is set high, the bandgap 1.19V voltage converter and the other A/D input channels disconnecte VBGEN: Internal 1.19V Control 0: Disable 1: Enable This bit controls the internal Bandgap circuit on/off function When the bit is set high the bandgap voltage 1.19V can be used If 1.19V is not used by the A/D converter and the LVR/LVD fut the bandgap reference circuit will be automatically switched of When 1.19V is switched on for use by the A/D converter, a time for the bandgap circuit to stabilise before implementing an A/D unimplemented, read as "0" VREFS: Selecte ADC reference voltage 0: Internal ADC power 1: VREF pin This bit is used to select the reference voltage for the A/D conv unimplemented, read as "0" ADCK2, ADCK1, ADCK0: Select ADC clock source 000: fsvs 001: fsvs/2 010: fsvs/2 010: fsvs/	ACS4VBGENVREFSADCK2ADCK1R/WR/WR/WR/WR/W00000ACS4: Selecte Internal 1.19V as ADC input Control 0: Disable 1: Enable000This bit enables 1.19V to be connected to the A/D converter. The VBGE first have been set to enable the bandgap circuit 1.19V voltage to be used converter. When the ACS4 bit is set high, the bandgap 1.19V voltage will be the A/D converter and the other A/D input channels disconnected.VBGEN: Internal 1.19V Control 0: Disable 1: EnableThis bit controls the internal Bandgap circuit on/off function to the A/D When the bit is set high the bandgap voltage 1.19V can be used by the A/I for 1.19V is not used by the A/D converter and the LVR/LVD function is di the bandgap reference circuit will be automatically switched off to conset When 1.19V is switched on for use by the A/D converter, a time t_BG should for the bandgap circuit to stabilise before implementing an A/D conversion unimplemented, read as "0"VREFS: Selecte ADC reference voltage 0: Internal ADC power 1: VREF pinThis bit is used to select the reference voltage for the A/D converter. If the then the A/D converter reference voltage is supplied on the external VREI pin is low, then the internal reference is used which is taken from the power VDD.unimplemented, read as "0"ADCK2, ADCK1, ADCK0: Select ADC clock source 000: fsys/4



ACERL Register

Bit	7	6	5	4	3	2	1	0
Name	ACE7	ACE6	ACE5	ACE4	ACE3	ACE2	ACE1	ACE0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1
Bit 7	0: Not 2	Define PA7 A/D input input, AN7	is A/D inpu	it or not				
Bit 6	0: Not 2	Define PA6 A/D input input, AN6		it or not				
Bit 5	0: Not 4	Define PA5 A/D input input, AN5		it or not				
Bit 4	0: Not 4	Define PA4 A/D input input, AN4	-	it or not				
Bit 3	0: Not 4	Define PA3 A/D input input, AN3	is A/D inpu	it or not				
Bit 2	0: Not 4	Define PA2 A/D input input, AN2	-	it or not				
Bit 1	0: Not 4	Define PA1 A/D input input, AN1	is A/D inpu	it or not				
Bit 0	0: Not 2	Define PA0 A/D input input, AN0	is A/D inpu	it or not				

ACERH Register

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	ACE11	ACE10	ACE9	ACE8
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	—	—	—	1	1	1	1

Bit 7~4	unimplemented,	, read	as	"0"
---------	----------------	--------	----	-----

Bit 3 ACE11: Define PH3 is A/D input or not 0: Not A/D input 1: A/D input, AN11

- Bit 2 ACE10: Define PH2 is A/D input or not 0: Not A/D input 1: A/D input, AN10
- Bit 1 ACE9: Define PH1 is A/D input or not 0: Not A/D input 1: A/D input, AN9
- Bit 0 ACE8: Define PH0 is A/D input or not 0: Not A/D input 1: A/D input, AN8



A/D Operation

The START bit in the ADCR0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to "0" by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} The division ratio value is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Although the A/D clock source is determined by the system clock f_{SYS} , and by bits ADCK2~ADCK0, there are some limitations on the maximum A/D clock source speed that can be selected. As the minimum value of permissible A/D clock period, t_{ADCK} , is 0.5ms, care must be taken for system clock frequencies equal to or greater than 4MHz. For example, if the system clock operates at a frequency of 4MHz, the ADCK2~ADCK0 bits should not be set to "000". Doing so will give A/D clock periods that are less than the minimum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

				A/D Clock P	eriod (t _{алск})			
fsys	ADCK2, ADCK1, ADCK0 =000 (fsys)	ADCK2, ADCK1, ADCK0 =001 (fsys/2)	ADCK2, ADCK1, ADCK0 =010 (f _{SYS} /4)	ADCK2, ADCK1, ADCK0 =011 (fsys/8)	ADCK2, ADCK1, ADCK0 =100 (fsys/16)	ADCK2, ADCK1, ADCK0 =101 (fsys/32)	ADCK2, ADCK1, ADCK0 =110 (fsys/64)	ADCK2, ADCK1, ADCK0 =111
1MHz	1µs	2µs	4µs	8µs	16µs	32µs	64µs	Undefined
2MHz	500ns	1µs	2µs	4µs	8µs	16µs	32µs	Undefined
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs	Undefined
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	Undefined
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	Undefined

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADOFF bit in the ADCR0 register. This bit must be zero to power on the A/D converter. When the ADOFF bit is cleared to zero to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE11~ACE0 bits in the ACERH and ACERL registers, if the ADOFF bit is zero then some power will still be consumed. In power conscious applications it is therefore recommended that the ADOFF is set high to reduce power consumption when the A/D converter function is not being used.




The reference voltage supply to the A/D Converter can be supplied from either the positive power supply pin, V_{DD} , or from an external reference sources supplied on pin VREF. The desired selection is made using the VREFS bit. As the VREF pin is pin-shared with other functions, when the VREFS bit is set high, the VREF pin function will be selected and the other pin functions will be disabled automatically.

A/D Input Pins

All of the A/D analog input pins are pin-shared with the I/O pins on Port A, PH0~PH3 as well as other functions. The ACE11~ ACE0 bits in the ACERH and ACERL registers, determine whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the ACE11~ ACE0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC or PHC port control register to enable the A/D input as when the ACE11~ ACE0 bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter has its own reference voltage pin, VREF, however the reference voltage can also be supplied from the power supply pin, a choice which is made through the VREFS bit in the ADCR1 register. The analog input values must not be allowed to exceed the value of VREF.





Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/ D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the ADCR1 register.

• Step 2

Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero.

• Step 3

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4~ACS0 bits which are also contained in the ADCR1 and ADCR0 register.

• Step 4

Select which pins are to be used as A/D inputs and configure them by correctly programming the ACE11~ACE0 bits in the ACERH and ACERL registers.

• Step 5

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, EADI, must both be set high to do this.


Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR register from low to high and then low again. Note that this bit should have been originally cleared to zero.

• Step 7

To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data registers ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.





The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Transfer Function

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the V_{DD} or V_{REF} voltage, this gives a single bit analog input value of V_{DD} or VREF divided by 4096.

1 LSB= (V_{DD} or V_{REF}) \div 4096

The A/D Converter input voltage value can be calculated using the following equation:


A/D input voltage =

A/D output digital value × (V_{DD} or V_{REF}) ÷ 4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{DD} or V_{REF} level.

A/D Programming Example

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.





Example: using an EOCB polling method to detect the end of conversion


		J - 1 - J		
C	clr	EADI	;	disable ADC interrupt
n	nov	a,03H		
n	nov	ADCR1, a	;	select $f_{sys}/8$ as A/D clock and switch off 1.19V
C	clr	ADOFF		
n	nov	a,OFh	;	setup ACERL and ACERH to configure pins AN0~AN3
n	nov	ACERL,a		
n	nov	a,00h		
n	nov	ACERH,00h	;	ACERH is only for HT67F60
n	nov	a,00h		
n	nov	ADCR0,a	;	enable and connect ANO channel to A/D converter
:	:			
-	_convei	rsion:		
C	clr	START		high pulse on start bit to initiate conversion
	set	START		reset A/D
	clr	START	;	start A/D
polli	ng_EOC:			
S	δZ	EOCB		poll the ADCR0 register EOCB bit to detect end
				of A/D conversion
_		ling_EOC		continue polling
	nov	a,ADRL		read low byte conversion result value
	nov	ADRL_buffer,a		save result to user defined register
	nov	a, ADRH		read high byte conversion result value
		ADRH_buffer,a	;	save result to user defined register
:				
J	jmp	start_conversio	on	; start next a/d conversion
Evamr	alo: usin	a the interrunt meth	ho	d to detect the end of conversion
•				
	clr	EADI	;	disable ADC interrupt
	nov	a,03H		
		ADCR1, a	;	select $f_{\mbox{\scriptsize SYS}}/8$ as A/D clock and switch off 1.19V
	Clr	ADOFF		
	nov	a,OFh	;	setup ACERL and ACERH to configure pins AN0~AN3
		ACERL, a		
	nov	a,00h		
		ACERH,00h	;	ACERH is only for HT67F60
	nov	a,00h		
		ADCR0, a	;	enable and connect ANO channel to A/D converter
-	_convei			high pulse on CMARM bit to initiate company
	clr	START		high pulse on START bit to initiate conversion
	set	START	;	reset A/D

```
START
                           ; start A/D
    clr
                             ; clear ADC interrupt request flag
    clr
            ADF
     set
            EADI
                            ; enable ADC interrupt
            EMI
                             ; enable global interrupt
    set
; ADC interrupt service routine
ADC ISR:
             acc stack,a ; save ACC to user defined memory
    mov
          a,STATUS
    mov
    mov
            status stack, a ; save STATUS to user defined memory
    :
     :
    mov
            a,ADRL
                           ; read low byte conversion result value
           adrl buffer,a ; save result to user defined register
a,ADRH ; read high byte conversion result value
    mov
    mov
          adrh_buffer,a ; save result to user defined register
    mov
     :
     ٠
EXIT INT ISR:
    mov a, status_stack
           STATUS,a ; restore STATUS from user defined memory
a,acc_stack ; restore ACC from user defined memory
    mov
    mov
    reti
```



Comparators

Two independent analog comparators are contained within these devices. These functions offer flexibility via their register controlled features such as power-down, polarity select, hysteresis etc. In sharing their pins with normal I/O pins the comparators do not waste precious I/O pins if there functions are otherwise unused.



Comparator Operation

The device contains two comparator functions which are used to compare two analog voltages and provide an output based on their difference. Full control over the two internal comparators is provided via two control registers, CPOC and CP1C, one assigned to each comparator. The comparator output is recorded via a bit in their respective control register, but can also be transferred out onto a shared I/O pin. Additional comparator functions include, output polarity, hysteresis functions and power down control.

Any pull-high resistors connected to the shared comparator input pins will be automatically disconnected when the comparator is enabled. As the comparator inputs approach their switching level, some spurious output signals may be generated on the comparator output due to the slow rising or falling nature of the input signals. This can be minimised by selecting the hysteresis function will apply a small amount of positive feedback to the comparator. Ideally the comparator should switch at the point where the positive and negative inputs signals are at the same voltage level, however, unavoidable input offsets introduce some uncertainties here. The hysteresis function, if enabled, also increases the switching offset value.

Comparator Registers

There are two registers for overall comparator operation, one for each comparator. As corresponding bits in the two registers have identical functions, they following register table applies to both registers.

Register		Bit											
Name	7	6	5	4	3	2	1	0					
CP0C	C0SEL	C0EN	COPOL	COOUT	COOS	—	—	C0HYEN					
CP1C	C1SEL	C1EN	C1POL	C10UT	C10S	—	—	C1HYEN					

Comparator Registers List

Comparator Interrupt

Each also possesses its own interrupt function. When any one of the changes state, its relevant interrupt flag will be set, and if the corresponding interrupt enable bit is set, then a jump to its relevant interrupt vector will be executed. Note that it is the changing state of the COOUT or C1OUT bit and not the output pin which generates an interrupt. If the microcontroller is in the SLEEP or IDLE Mode and the Comparator is enabled, then if the external input lines cause the Comparator output to change state, the resulting generated interrupt flag will also generate a wake-up. If it is required to disable a wake-up from occurring, then the interrupt flag should be first set high before entering the SLEEP or IDLE Mode.



Programming Considerations

If the comparator is enabled, it will remain active when the microcontroller enters the SLEEP or IDLE Mode, however as it will consume a certain amount of power, the user may wish to consider disabling it before the SLEEP or IDLE Mode is entered.

As comparator pins are shared with normal I/O pins the I/O registers for these pins will be read as zero (port control register is "1") or read as port data register value (port control register is "0") if the comparator function is enabled.

CP0C Register

Bit	7	6	5	4	3	2	1	0
Name	COSEL	C0EN	C0POL	COOUT	COOS	—	—	C0HYEN
R/W	R/W	R/W	R/W	R	R/W	—	—	R/W
POR	1	0	0	0	0	—	—	1

SEL: Select Comparator pins or I/O pins
: I/O pin select : Comparator pin select
is is the Comparator pin or I/O pin select bit. If the bit is high the comparator will selected and the two comparator input pins will be enabled. As a result, these two
is will lose their I/O pin functions. Any pull-high configuration options associated the comparator shared pins will also be automatically disconnected.
EN: Comparator On/Off control Off On
is is the Comparator on/off control bit. If the bit is zero the comparator will be itched off and no power consumed even if analog voltages are applied to its inputs r power sensitive applications this bit should be cleared to zero if the comparator is t used or before the device enters the SLEEP or IDLE mode.
POL: Comparator output polarity coutput not inverted coutput inverted
is is the comparator polarity bit. If the bit is zero then the COOUT bit will reflect the n-inverted output condition of the comparator. If the bit is high the comparator OUT bit will be inverted.
OUT: Comparator output bit 0POL=0 : C0+ < C0- : C0+ > C0- 0POL=1 : C0+ > C0- : C0+ < C0-
is bit stores the comparator output bit. The polarity of the bit is determined by the tages on the comparator inputs and by the condition of the COPOL bit.
OS: Output path select : COX pin : Internal use
is is the comparator output path select control bit. If the bit is set to "0" and the SEL bit is "1" the comparator output is connected to an external COX pin. If the bit is to "1" or the COSEL bit is "0" the comparator output signal is only used internally by device allowing the shared comparator output pin to retain its normal I/O operation.
implemented, read as "0"
HYEN: Hysteresis Control Off On
is is the hysteresis control bit and if set high will apply a limited amount of steresis to the comparator, as specified in the Comparator Electrical Characteristics of the positive feedback induced by hysteresis reduces the effect of spurious itching near the comparator threshold.



CP1C Register

Bit	7	6	5	4	3	2	1	0		
Name	C1SEL	C1EN	C1POL	C1OUT	C1OS	_	_	C1HYEN		
R/W	R/W	R/W	R/W	R	R/W	_	_	R/W		
POR	1	0	0	0	0			1		
3it 7	0: I/O p 1: Com This is t be select pins will	bin select aparator pin he Compar- ted and the l lose their	select ator pin or two compa I/O pin fu	I/O pin sel arator input nctions. An as will also	ect bit. If th pins will b y pull-high	be enabled. configurat	As a resultion options	t, these tw		
Bit 6	C1EN: C 0: Off 1: On This is t switched For pow	Comparator the Comparator I off and no er sensitive	On/Off con rator on/of power cor application		it. If the binn if analog hould be cl	it is zero th voltages ar eared to ze	ne compara re applied t	o its inpu		
Bit 5	0: outpu 1: outpu This is th non-inve		ted tor polarity t conditior	blarity bit. If the b of the cos						
Bit 4	C1OUT: Comparator output bit									
	C1POL 0: C1+ 1: C1+ C1POL 0: C1+ 1: C1+	=0 < C1- > C1- =1 > C1-	1							
	This bit stores the comparator output bit. The polarity of the bit is determined by the voltages on the comparator inputs and by the condition of the C1POL bit.									
Bit 3	C1OS: 0 0: C1X 1: Inter	-	select							
	C1SEL b is set to	oit is "1 [°] th o "1" or the y by the de	e comparat e C1SEL ł	path selec or output is pit is "0" t ng the share	connected he compar	to an exter ator outpu	nal C1X pi t signal is	n. If the boots only use		
Bit 2~1 Bit 0	C1HYE 0: Off 1: On This is		sis Control esis contro	l bit and i						
	table. Th		feedback	s specified induced by threshold.		-				



Serial Interface Module – SIM

These devices contain a Serial Interface Module, which includes both the four line SPI interface or the two line I²C interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI or I²C based hardware such as sensors, Flash or EEPROM memory, etc. The SIM interface pins are pin-shared with other I/O pins therefore the SIM interface function must first be selected using a configuration option. As both interface types share the same pins and registers, the choice of whether the SPI or I²C type is used is made using the SIM operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the SIM pin-shared I/O are selected using pull-high control registers, and also if the SIM function is enabled.


SPI Interface

This SPI interface function which is contained within the Serial Interface Module, should not be confused with the other independent SPI function, known as SPIA, which is described in another section of this datasheet. The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but this device provided only one $\overline{\text{SCS}}$ pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.


SPI Interface Operation

• The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and SCS. Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, SCK is the Serial Clock line and SCS is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C function pins, the SPI interface must first be enabled by selecting the SIM enable configuration option and setting the correct bits in the SIMC0 and SIMC2 registers. After the SPI configuration option has been configured it can also be additionally disabled or enabled using the SIMEN bit in the SIMC0 register. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single SCS pin only one slave device can be utilized. The SCS pin is controlled by software, set CSEN bit to "1" to enable SCS pin function, set CSEN bit to "0" the SCS pin will be floating state.



SPI Master/Slave Connection





The SPI function in this device offers the following features:

- · Full duplex synchronous data transfer
- Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge
- · WCOL and CSEN bit enabled or disable select

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.

There are several configuration options associated with the SPI interface. One of these is to enable the SIM function which selects the SIM pins rather than normal I/O pins. Note that if the configuration option does not select the SIM function then the SIMEN bit in the SIMC0 register will have no effect. Another two SPI configuration options determine if the CSEN and WCOL bits are to be used.



SPI Registers

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two registers SIMC0 and SIMC2. Note that the SIMC1 register is only used by the I²C interface.

Register		Bit								
Name	7	6	5	4	3	2	1	0		
SIMC0	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	—		
SIMD	D7	D6	D5	D4	D3	D2	D1	D0		
SIMC2	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF		
			0114	Desiletere	1.1-4					

SIM Registers List

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х
								H

'x" unknow

There are also two control registers for the SPI interface, SIMC0 and SIMC2. Note that the SIMC2 register also has the name SIMA which is used by the I²C function. The SIMC1 register is not used by the SPI function, only by the I²C function. Register SIMC0 is used to control the enable/disable function and to set the data transmission clock frequency. Although not connected with the SPI function, the SIMC0 register is also used to control the Peripheral Clock Prescaler. Register SIMC2 is used for other control functions such as LSB/MSB selection, write collision flag etc.



SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	1	1	1	0	0	0	0	—

Bit 7~5 SIM2, SIM1, SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is fsys/4

001: SPI master mode; SPI clock is $f_{SYS}/16$

010: SPI master mode; SPI clock is f_{SYS}/64

011: SPI master mode; SPI clock is $f_{\mbox{\tiny TBC}}$

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

- 101: SPI slave mode
- 110: I²C slave mode
- 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4	PCKEN: PCK Output Pin Control
-------	-------------------------------

0: Disable

- 1: Enable
- Bit 3~2 **PCKP1, PCKP0**: Select PCK output pin frequency

00: f_{SYS} 01: f_{SYS}/4 10: f_{SYS}/8

11: TM0 CCRP match frequency/2

Bit 1

0: Disable

SIMEN: SIM Control

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via the SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 unimplemented, read as "0"




SIMC2 Register

SIMC2 Reg	gister										
Bit	7	6	5	4	3	2	1	0			
Name	D7	D6	CKPOLB	CKEG	MLS	CSEN	WCOL	TRF			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7~6	Undefine This bit		or written	by user sof	tware progr	am.					
Bit 5	0: the S 1: the S The CK then the	CKPOLB: Determines the base condition of the clock line0: the SCK line will be high when the clock is inactive1: the SCK line will be low when the clock is inactiveThe CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.									
Bit 4			s SPI SCK a	-							
Dit i	CKPOLI 0: SCK	B=0 is high bas	se level and se level and	data captur	re at SCK r						
	1: SCK The CKI and inpu is execu determin will be 1 line will	is low bas is low bas EG and CK tts data on t ted otherw ow when t be high w	e level and e level and CPOLB bits the SPI bus ise an error e condition he clock is then the clo pends upon	data captur are used to These two neous clock of the cloo inactive. W ock is inact	e at SCK ri o setup the o bits must c edge may ck line, if t When the C ive. The C	sing edge way that the be configur be genera he bit is hi KPOLB bit KEG bit do	ed before d ted. The Cl gh, then th t is low, the	ata transfer KPOLB bit e SCK line en the SCK			
Bit 3	0: LSB 1: MSE This is t	3 he data shi	ft select bit								
Bit 2	CSEN: 5 0: Disa 1: Enab The CSE SCS pin pin will	SPI SCS pir ble ble EN bit is us will be dis be enabled	sed as an en abled and p and used as	able/disabl laced into a s a select pi	e for the \overline{S}_{0} a floating control of the floating control of the float of th	CS pin. If t ondition. If	his bit is lo the bit is hi	w, then the $\overline{\text{SCS}}$			
Bit 1	WCOL: 0: No c 1: Colli The WC means th transfer The bit c	SPI Write ollision sion OL flag is nat data has operation. can be clear	CSEN bit c Collision fl used to det s been atter This writing ed by the ap	ag ect if a dat npted to be g operation pplication p	a collision written to will be ign rogram. No	has occurre the SIMD nored if dat	ed. If this b register du ta is being	it is high it tring a data transferred.			
Bit 0	TRF: SF 0: Data 1: SPI o The TRF an SPI d	PI Transmit is being tra data transm F bit is the ata transmi	via configur /Receive Co ansferred ission is co Transmit/R ission is cor nerate an in	omplete flag mpleted eceive Con npleted, bu	g nplete flag :						



SPI Communication


After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is complete, the TRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an \overline{SCS} signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the \overline{SCS} signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and \overline{SCS} signal for various configurations of the CKPOLB and CKEG bits.



The SPI will continue to function even in the IDLE Mode.

SPI Slave Mode Timing – CKEG=0










I²C Interface

The I²C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



I²C Master Slave Bus Connection


• I²C Interface Operation

The I²C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I²C bus is identified by a unique address which will be transmitted and received on the I²C bus.

When two devices communicate with each other on the bidirectional I²C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For these devices, which only operates in slave mode, there are two methods of transferring data on the I²C bus, the slave transmit mode and the slave receive mode.

There are several configuration options associated with the I²C interface. One of these is to enable the function which selects the SIM pins rather than normal I/O pins. Note that if the configuration option does not select the SIM function then the SIMEN bit in the SIMC0 register will have no effect. A configuration option exists to allow a clock other than the system clock to drive the I²C interface. Another configuration option determines the debounce time of the I²C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 1 or 2 system clocks.





• I²C Registers

There are three control registers associated with the I^2C bus, SIMC0, SIMC1 and SIMA and one data register, SIMD. The SIMD register, which is shown in the above SPI section, is used to store the data being transmitted and received on the I^2C bus. Before the microcontroller writes data to the I^2C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I^2C bus, the microcontroller can read it from the SIMD register. Any transmission or reception of data from the I^2C bus must be made via the SIMD register.

Note that the SIMA register also has the name SIMC2 which is used by the SPI function. Bit SIMEN and bits SIM2~SIM0 in register SIMC0 are used by the I²C interface.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
SIMC0	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	_			
SIMC1	HCF	HAAS	HBB	HTX	TXAK	SRW	IAMWU	RXAK			
SIMD	D7	D6	D5	D4	D3	D2	D1	D0			
SIMA	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	D0			

I²C Registers List



SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	1	1	1	0	0	0	0	
	CINC C				G 1	·		

Bit 7~5 SIM2, SIM1, SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is $f_{SYS}/4$

001: SPI master mode; SPI clock is $f_{SYS}/16$

010: SPI master mode; SPI clock is $f_{\text{SYS}}/64$

011: SPI master mode; SPI clock is f_{TBC}

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

101: SPI slave mode

110: I²C slave mode

111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4	PCKEN: PCK Output Pin Control	
	0: Disable	

0: Disable 1: Enable

- Bit 3~2 **PCKP1, PCKP0**: Select PCK output pin frequency
 - $\begin{array}{c} 00: \ f_{SYS} \\ 01: \ f_{SYS}/4 \end{array}$

10: f_{SYS}/8 11: TM0 CCRP match frequency/2

Bit 1 SIMEN: SIM Control

0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 unimplemented, read as "0"



SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	1	1	1	0	0	0	0	—

Bit 7~5 SIM2, SIM1, SIM0: SIM Operating Mode Control

000: SPI master mode; SPI clock is f_{SYS}/4

001: SPI master mode; SPI clock is $f_{SYS}/16$

010: SPI master mode; SPI clock is fsys/64

011: SPI master mode; SPI clock is $f_{\mbox{\tiny TBC}}$

100: SPI master mode; SPI clock is TM0 CCRP match frequency/2

- 101: SPI slave mode
- 110: I²C slave mode
- 111: Unused mode

These bits setup the overall operating mode of the SIM function. As well as selecting if the I²C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 PCKEN: PCK Output Pin Control

0: Disable

- 1: Enable
- Bit 3~2 PCKP1, PCKP0: Select PCK output pin frequency

00: f_{SYS} 01: f_{SYS}/4 10: f_{SYS}/8

11: TM0 CCRP match frequency/2

Bit 1

SIMEN: SIM Control 0: Disable

1: Enable

The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. If the SIM is configured to operate as an SPI interface via SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the SIM is configured to operate as an I²C interface via the SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I²C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I²C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 unimplemented, read as "0"



SIMC1 Register

Bit	7	6	5	4	3	2	1	0				
Name	HCF	HAAS	НВВ	HTX	TXAK	SRW	IAMWU	RXAK				
R/W	R	R	R	R/W	R/W	R	R/W	R				
POR	1	0	0	0	0	0	0	1				
Bit 7	0: Data 1: Com The HC transferr		ansferred in 8-bit data ne data tra completion	a transfer nsfer flag.	This flag		o when da g will go h					
Bit 6	0: Not a 1: Addı	I ² C Bus add address mat ress match	tch	-	This flag is	used to det	ermine if th	e slave				
	The HASS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.											
Bit 5	HBB: I ² C Bus busy flag 0: I ² C Bus is not busy 1: I ² C Bus is busy											
	which w		hen a STA	RT signal i	s detected.	The flag w	en the I ² C l vill be set to					
Bit 4	0: Slav	HTX : Select I ² C slave device is transmitter or receivera 0: Slave device is the receiver 1: Slave device is the transmitter										
Bit 3	0: Slave 1: Slave The TXA		owledge fla nd acknowl e transmit a	ag edge flag icknowledg	e flag. Afte		device recei	-				
Bit 2	SRW: 1 ² 0: Slave 1: Slave The SRV master of transmitt the slave mode or from the zero, the	C Slave Re e device sho e device sho W flag is the device wis ted address e device will receive mo bus, so tho	ad/Write fla bould be in r bould be in t the I ² C Slav shes to tra and slave a l check the bode. If the e slave dev ill write da	ag eccive mod ransmit mo ve Read/W nsmit or r ddress is m SRW flag i SRW flag i ice should	le de rite flag. T eceive dat latch, that is to determin s high, the be in transp	This flag de ta from th s when the e whether i master is r mit mode. Y	r data is rec etermines w e I ² C bus. HAAS flag t should be equesting t When the S e device sh	whether the When the is set high in transmi o read data RW flag is				
Bit 1	IAMWU 0: Disa 1: Enab	J: I ² C Addr ble ble should be	ess Match V			match wal	ke up from	SLEEP o				
Bit 0	RXAK: 0: Slav	I ² C Bus Re e receive ac e do not rec	knowledge	flag	-							

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus.

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I²C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

SIMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

SIMA Register

·								
Bit	7	6	5	4	3	2	1	0
Name	IICA6	IICA5	IICA4	IICA3	IICA2	IICA1	IICA0	—
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	х	х	х	х	х	х	х	_

"X" unknown

"X" unknown

Bit 7~1 IICA6~ IICA0: I²C slave address


IICA6~ IICA0 is the I²C slave address bit 6~ bit 0.

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits $7\sim 1$ of the SIMA register define the device slave address. Bit 0 is not defined.

When a master device, which is connected to the I^2C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected. Note that the SIMA register is the same register address as SIMC2 which is used by the SPI interface.

Bit 0 Undefined bit

This bit can be read or written by user software program.





I²C Bus Communication

Communication on the I²C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I²C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an I²C interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS bit to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I²C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

• Step 1


Set the SIM2~SIM0 and SIMEN bits in the SIMC0 register to "1" to enable the I²C bus.

• Step 2

Write the slave address of the device to the I²C bus address register SIMA.

• Step 3

Set the SIME and SIM Muti-Function interrupt enable bit of the interrupt control register to enable the SIM interrupt and Multi-function interrupt.



I²C Bus Initialisation Flow Chart



I²C Bus Start Signal

The START signal can only be generated by the master device connected to the I²C bus and not by the slave device. This START signal will be detected by all devices connected to the I²C bus. When detected, this indicates that the I²C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

Slave Address

The transmission of a START signal by the master will be detected by all devices on the I²C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal I²C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an I²C bus interrupt can come from two sources, when the program enters the interrupt subroutine, the HAAS bit should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

I²C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the slave device wishes to read data from the I²C bus or write data to the I²C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I²C bus, therefore the slave device must be setup to send data to the I²C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device that the master wishes to send data to the I²C bus, therefore the slave device must be setup to read data from the I²C bus as a receiver.

I²C Bus Slave Address Acknowledge Signal


After the master has transmitted a calling address, any slave device on the I²C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be set to "0".



I²C Bus Data and Acknowledge Signal

The transmitted data is 8-bits wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8-bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I²C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.


When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.



I²C Communication Timing Diagram

Note: *When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.





I²C Bus ISR Flow Chart

Serial Interface – SPIA

The devices contain an independent SPI function. It is important not to confuse this independent SPI function with the additional one contained within the combined SIM function, which is described in another section of this datasheet. This independent SPI function will carry the name SPIA to distinguish it from the other one in the SIM.

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.


The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPIA interface specification can control multiple slave devices from a single master, however this device is provided with only one \overline{SCSA} pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pins to select the slave devices.




SPIA Interface Operation

The SPIA interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDIA, SDOA, SCKA and \overline{SCSA} . Pins SDIA and SDOA are the Serial Data Input and Serial Data Output lines, SCKA is the Serial Clock line and \overline{SCSA} is the Slave Select line. As the SPIA interface pins are pin-shared with normal I/O pins, the SPIA interface must first be enabled by selecting the SPIA enable configuration option and setting the correct bits in the SPIAC0 and SPIAC1 registers. After the SPIA configuration option has been configured it can also be additionally disabled or enabled using the SPIAEN bit in the SPIAC0 register. Communication between devices connected to the SPIA interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single \overline{SCSA} pin only one slave device can be utilized.

The $\overline{\text{SCSA}}$ pin is controlled by the application program, set the SACSEN bit to "1" to enable the $\overline{\text{SCSA}}$ pin function and clear the SACSEN bit to "0" to place the $\overline{\text{SCSA}}$ pin into a floating state.



SPIA Master/Slave Connection



SPIA Block Diagram

The SPIA function in this device offers the following features:

- Full duplex synchronous data transfer
- · Both Master and Slave modes
- LSB first or MSB first data transmission modes
- Transmission complete flag
- Rising or falling active clock edge
- SAWCOL and SACSEN bit enabled or disable select

The status of the SPIA interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as SACSEN and SPIAEN.



There are several configuration options associated with the SPIA interface. One of these is to enable the SPIA function which selects the SPIA pins rather than normal I/O pins. Note that if the configuration option does not select the SPIA function then the SPIAEN bit in the SPIAC0 register will have no effect. Another two SPIA configuration options determine if the SACSEN and SAWCOL bits are to be used.

SPIA Registers

There are three internal registers which control the overall operation of the SPIA interface. These are the SPIAD data register and two registers SPIAC0 and SPIAC1.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
SPIAC0	SASPI2	SASPI1	SASPI0	—	—	—	SPIAEN	_			
SPIAC1	_	_	SACKPOL	SACKEG	SAMLS	SACSEN	SAWCOL	SATRF			
SPIAD	D7	D6	D5	D4	D3	D2	D1	D0			

SPIA Registers List

The SPIAD register is used to store the data being transmitted and received. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SPIAD register. After the data is received from the SPI bus, the device can read it from the SPIAD register. Any transmission or reception of data from the SPI bus must be made via the SPIAD register.

SPIAD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

There are also two control registers for the SPIA interface, SPIAC0 and SPIAC1. Register SPIAC0 is used to control the enable/disable function and to set the data transmission clock frequency. Register SPIAC1 is used for other control functions such as LSB/MSB selection, write collision flag etc.

SPIAC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SASPI2	SASPI1	SASPI0	—	—	—	SPIAEN	—
R/W	R/W	R/W	R/W	—	—	—	R/W	—
POR	1	1	1	0	0	0	0	0

Bit 7~5

SASPI2~SASPI0: Master/Slave Clock Select 000 : SPIA master, f_{SYS}/4 001 : SPIA master, f_{SYS}/16

010 : SPIA master, f_{SYS}/64

011 : SPIA master, f_{SUB}

100 : SPIA master, TP0 CCRP match frequency/2 (PFD)

- 101 : SPIA slave
- Bit 4~2 Unimplemented, read as "0"
- Bit 1 SPIAEN: SPIA enable or disable 0: Disable
 - 1: Enable
- Bit 0 Unimplemented, read as "0"



Bit	7	6	5	4	3	2	1	0
Name	_	_	SACKPOL	SACKEG	SAMLS	SACSEN		SATRF
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
 Bit 7~6	Unimple	mented, re	ad as "0"	1	<u> </u>	1		
DIL /~0	-		l or written	by user sof	huara prom	.0m		
Bit 5			mines the b	-				
ВЦ 3			be high wh					
			be low who					
			determines				line, if the	bit is hig
			e will be lov					
	low, the	n the SCKA	A line will b	e high whe	n the clock	is inactive.		
Bit 4	SACKE	G: Determ	ines the SP	IA SCKA a	ctive clock	edge type		
	SACKP					0 11		
	0: SCK	A has high	base level	with data ca	apture on S	CKA rising	gedge	
			base level					
	SACKP	OL = 1:						
	0: SCK	A has low	base level v	vith data ca	pture on SC	CKA falling	g edge	
	1: SCK	A has low	base level v	vith data ca	pture on SC	CKA rising	edge	
			I SACKPO					
	*		data on the				•	
			ecuted othe					
			ermines the be low wh					
			ne will be					
			lock edge ty					
	bit.							
Bit 3	SAMLS	: MSB/LS	B First Bit					
		shift first						
		B shift first	0 1 414	1. 1	. 1.1	41 14	·	1 51
			ft select bit : Setting the b					
Bit 2			-	-		D III St allu I	low IOI LSL) III St.
DIL Z		\overline{A} floating	ignal Enabl	e/Disable E	511			
	1: Enab	-						
			s used as an	enable/dis	able for the	SCSA pin	. If this bit i	is low, th
			be disabled					
	SCSA p	in will be	enabled and	l used as a	select pin.	Note that u	using the S.	ACSEN
	can be d	isabled or o	enabled via	configuration	on option.			
Bit 1			Collision Bi	t				
		ision free						
		ision detect				1	1 10 1 1	
		-	is used to c					-
			s been atter This writin					
			ared by the					
			enabled via				0	
Bit 0			Receive Fla		-			
-		complete		5				
			eception con	nplete				
			the Transm					
			transmissi			nust set to z	zero by the	applicati
	program	. It can be	used to gene	erate an inte	errupt.			




SPIA Communication

After the SPIA interface is enabled by setting the SPIAEN bit high, then in the Master Mode, when data is written to the SPIAD register, transmission/reception will begin simultaneously. When the data transfer is complete, the SATRF flag will be set automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SPIAD register will be transmitted and any data on the SDIA pin will be shifted into the SPIAD register.


The master should output an $\overline{\text{SCSA}}$ signal to enable the slave device before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the $\overline{\text{SCSA}}$ signal depending upon the configurations of the SACKPOL bit and SACKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCS signal for various configurations of the SACKPOL and SACKEG bits.


The SPIA will continue to function even in the IDLE Mode.



SPIA Slave Mode Timing – SACKEG=0







SPIA Transfer Control Flowchart



Peripheral Clock Output

The Peripheral Clock Output allows the device to supply external hardware with a clock signal synchronised to the microcontroller clock.

Peripheral Clock Operation

As the peripheral clock output pin, PCK, is shared with I/O line, the required pin function is chosen via PCKEN in the SIMC0 register. The Peripheral Clock function is controlled using the SIMC0 register. The clock source for the Peripheral Clock Output can originate from either the TM0 CCRP match frequency/2 or a divided ratio of the internal f_{SYS} clock. The PCKEN bit in the SIMC0 register is the overall on/off control, setting PCKEN bit to "1" enables the Peripheral Clock, setting PCKEN bit to "0" disables it. The required division ratio of the system clock is selected using the PCKP1 and PCKP0 bits in the same register. If the device enters the SLEEP Mode this will disable the Peripheral Clock output.

SIMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SIM2	SIM1	SIM0	PCKEN	PCKP1	PCKP0	SIMEN	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	—
POR	1	1	1	0	0	0	0	

Bit 7~5	SIM2, SIM1, SIM0: SIM operating mode control000: SPI master mode; SPI clock is $f_{SYS}/4$ 001: SPI master mode; SPI clock is $f_{SYS}/16$ 010: SPI master mode; SPI clock is $f_{SYS}/64$ 011: SPI master mode; SPI clock is f_{TBC} 100: SPI master mode; SPI clock is TM0 CCRP match frequency/2101: SPI slave mode110: I ² C slave mode111: Unused modeThese bits setup the overall operating mode of the SIM function. As well as selectingif the I ² C or SPI function, they are used to control the SPI Master/Slave selection and
	the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from the TM0. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.
Bit 4	PCKEN: PCK output pin control 0: Disable 1: Enable
Bit 3~2	PCKP1, PCKP0: select PCK output pin frequency 00: f _{SYS} 01: f _{SYS} /4 10: f _{SYS} /8 11: TM0 CCRP match frequency/2
Bit 1	SIMEN: SIM control 0: Disable 1: Enable
	The bit is the overall on/off control for the SIM interface. When the SIMEN bit is cleared to zero to disable the SIM interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will be in a floating condition and the SIM operating current will be reduced to a minimum value. When the bit is high the SIM interface is enabled. The SIM configuration option must have first enabled the SIM interface for this bit to be effective. Note that when the SIMEN bit changes from low to high the contents of the SPI control registers will be in an unknown condition and should therefore be first initialised by the application program.
Bit 0	unimplemented, read as "0"



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupts functions. The external interrupts are generated by the action of the external INT0~INT3 and PINT pins, while the internal interrupts are generated by various internal functions such as the TMs, Comparators, Time Base, LVD, EEPROM, SIM, SPIA and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTCO~INTC3 registers which setup the primary interrupts, the second is the MFI0~MFI3 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
Comparator	CPnE	CPnF	n = 0 or 1
INTn Pin	INTnE	INTnF	n = 0~3
A/D Converter	ADE	ADF	—
Multi-function	MFnE	MFnF	n = 0~5
Time Base	TBnE	TBnF	n = 0 or 1
SIM	SIME	SIMF	—
SPIA	SPIAE	SPIAF	_
LVD	LVE	LVF	—
EEPROM	DEE	DEF	—
PINT Pin	XPE	XPF	—
ТМ	TnPE	TnPF	n = 0~3
_	TnAE	TnAF	—
_	TnBE	TnBF	—

Interrupt Register Bit Naming Conventions



Interrupt Register Contents

• HT67F30

				В	lit			
Name	7	6	5	4	3	2	1	0
INTEG					INT1S1	INT1S0	INT0S1	INT0S0
INTC0	_	CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
MFI0	_	_	T0AF	T0PF	_	_	T0AE	TOPE
MFI1		T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
MFI2	—	—	XPF	SIMF	_	—	XPE	SIME
MFI3	_	SPIAF	DEF	LVF	_	SPIAE	DEE	LVE

• HT67F40

Name				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	_	_	—	—	INT1S1	INT1S0	INT0S1	INT0S0
INTC0		CP0F	INT1F	INTOF	CP0E	INT1E	INT0E	EMI
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
MFI0	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
MFI1	_	T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE
MFI2	_	_	XPF	SIMF	_		XPE	SIME
MFI3		SPIAF	DEF	LVF	_	SPIAE	DEE	LVE

• HT67F50

Nama		Bit										
Name	7	6	5	4	3	2	1	0				
INTEG	—	—	—	_	INT1S1	INT1S0	INT0S1	INT0S0				
INTC0	—	CP0F	INT1F	INT0F	CP0E	INT1E	INT0E	EMI				
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E				
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E				
MFI0	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE				
MFI1		T1BF	T1AF	T1PF	_	T1BE	T1AE	T1PE				
MFI2	T3AF	T3PF	XPF	SIMF	T3AE	T3PE	XPE	SIME				
MFI3		SPIAF	DEF	LVF	—	SPIAE	DEE	LVE				

• HT67F60

Name				В	it			
Name	7	6	5	4	3	2	1	0
INTEG	INT3S1	INT3S0	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
INTC0	—	CP0F	INT1F	INTOF	CP0E	INT1E	INT0E	EMI
INTC1	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E
INTC2	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
INTC3	—	—	INT3F	INT2F	—	—	INT3E	INT2E
MFI0	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
MFI1	—	T1BF	T1AF	T1PF	—	T1BE	T1AE	T1PE
MFI2	T3AF	T3PF	XPF	SIMF	T3AE	T3PE	XPE	SIME
MFI3	—	SPIAF	DEF	LVF	—	SPIAE	DEE	LVE



INTEG Register

• HT67F30/HT67F40/HT67F50

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	—	—	_	R/W	R/W	R/W	R/W
POR	—	—	—	—	0	0	0	0

- Bit 7~4 unimplemented, read as "0"
- Bit 3~2 INT1S1, INT1S0: interrupt edge control for INT1 pin
 - 00: disable
 - 01: rising edge
 - 10: falling edge
 - 11: rising and falling edges

Bit 1~0 INT0S1, INT0S0: interrupt edge control for INT0 pin

- 00: disable
- 01: rising edge
- 10: falling edge
- 11: rising and falling edges

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	INT3S1	INT3S0	INT2S1	INT2S0	INT1S1	INT1S0	INT0S1	INT0S0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 INT3S1, INT3S0: Interrupt edge control for INT3 pin

- 00: disable
- 01: rising edge
- 10: falling edge
- 11: rising and falling edges
- Bit 5~4 INT2S1, INT2S0: interrupt edge control for INT2 pin
 - 00: disable
 - 01: rising edge
 - 10: falling edge
 - 11: rising and falling edges
- Bit 3~2 INT1S1, INT1S0: interrupt edge control for INT1 pin
 - 00: disable
 - 01: rising edge
 - 10: falling edge
 - 11: rising and falling edges

Bit 1~0 INT0S1, INT0S0: interrupt edge control for INT0 pin

- 00: disable
- 01: rising edge
- 10: falling edge
- 11: rising and falling edges



INTC0 Register

• HT67F30/HT67F40/HT67F50/HT67F60

	40/11									
Bit	7	6	5	4	3	2	1	0		
Name	—	CP0F	INT1F	INTOF	CP0E	INT1E	INT0E	EMI		
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	—	<u> </u>								
Bit 7	unimplemented, read as "0"									
Bit 6	CP0F : C 0: no re	CP0F : Comparator 0 interrupt request flag 0: no request 1: interrupt request								
Bit 5	0: no re	INT1F: INT1 interrupt request flag 0: no request 1: interrupt request								
Bit 4	0: no re	INT0 intern equest rupt reques	1 1	t flag						
Bit 3	CP0E : C 0: disat 1: enab		0 interrupt	control						
Bit 2	INT1E: 0: disab 1: enab		rupt control	l						
Bit 1	INT0E: INT0 interrupt control 0: disable 1: enable									
Bit 0	EMI: Gl 0: disat 1: enab		ipt control							

INTC1 Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0	
Name	ADF	MF1F	MF0F	CP1F	ADE	MF1E	MF0E	CP1E	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	

Bit 7	ADF: A/D Converter Interrupt Request Flag 0: no request 1: interrupt request
Bit 6	MF1F: Multi-function Interrupt 1 Request Flag 0: no request 1: interrupt request
Bit 5	MF0F : Multi-function Interrupt 0 Request Flag 0: no request 1: interrupt request
Bit 4	CP1F : Comparator 1 Interrupt Request Flag 0: no request 1: interrupt request
Bit 3	ADE: A/D Converter Interrupt Control 0: disable 1: enable
Bit 2	MF1E: Multi-function Interrupt 1 Control 0: disable 1: enable
Bit 1	MF0E : Multi-function Interrupt 0 Control 0: disable 1: enable
Bit 0	CP1E : Comparator 1 Interrupt Control 0: Disable 1: Enable



INTC2 Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	MF3F	TB1F	TB0F	MF2F	MF3E	TB1E	TB0E	MF2E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: no re	MF3F: Multi-function Interrupt 3 Request Flag 0: no request 1: interrupt request						
Bit 6	TB1F : Time Base 1 Interrupt Request Flag 0: no request 1: interrupt request							
Bit 5	0: no re	TB0F : Time Base 0 IInterrupt Request Flag 0: no request 1: interrupt request						
Bit 4	0: no re	Multi-funct equest rupt reques	1	ot 2 Reques	t Flag			
Bit 3	MF3E : 1 0: disat 1: enab		ion Interruj	ot 3 Control	l			
Bit 2	TB1E : 7 0: disat 1: enab		Interrupt (Control				
Bit 1	TB0E : Time Base 0 Interrupt Control 0: disable 1: enable							
Bit 0	1: enable MF2E: Multi-function Interrupt 2 Control 0: disable 1: enable							

INTC3 Register

• HT67F60

Bit	7	6	5	4	3	2	1	0
Name	—		INT3F	INT2F	—	—	INT3E	INT2E
R/W	—	—	R/W	R/W	_	—	R/W	R/W
POR	—	_	0	0		—	0	0

Bit 7~6	unimplemented, read as "0"
Bit 5	INT3F: INT3 interrupt request flag
	0: no request
	1: interrupt request
Bit 4	INT2F: INT2 interrupt request flag
	0: no request
	1: interrupt request
Bit 3~2	unimplemented, read as "0"
Bit 1	INT3E : INT3 interrupt control
	0: disable
	1: enable
Bit 0	INT2E : INT2 interrupt control
	0: disable
	1: enable



MFI0 Register

	•									
•	HT67F30									
	Bit	7	6	5	4	3	2	1	0	
	Name	—	_	T0AF	T0PF	_	_	T0AE	T0PE	
	R/W	—	_	R/W	R/W	—	_	R/W	R/W	
	POR		<u> </u>							
	Bit 7~6	unimplemented, read as "0"								
	Bit 5	T0AF : TM0 Comparator A match interrupt request flag 0: no request 1: interrupt request								
	Bit 4	T0PF : TM0 Comparator P match interrupt request flag 0: no request 1: interrupt request								
	Bit 3~2	unimplemented, read as "0"								
	Bit 1	T0AE : TM0 Comparator A match interrupt control 0: disable 1: enable								

Bit 0 TOPE: TM0 Comparator P match interrupt control 0: disable 1: enable

• HT67F40/HT67F50/HT67F60

HT67F40/HT67F50/HT67F60								
Bit	7	6	5	4	3	2	1	0
Name	T2AF	T2PF	T0AF	T0PF	T2AE	T2PE	T0AE	T0PE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	T2AF : TM2 Comparator A match interrupt request flag 0: no request 1: interrupt request							
Bit 6	0: no re	T2PF : TM2 Comparator P match interrupt request flag 0: no request 1: interrupt request						
Bit 5	T0AF : TM0 Comparator A match interrupt request flag 0: no request 1: interrupt request							
Bit 4	0: no re			tch interrup	t request fla	ag		
Bit 3	T2AE : 7 0: disat 1: enab	ole	arator A ma	tch interruj	ot control			
Bit 2	T2PE : T 0: disat 1: enab	ole	arator P ma	tch interrup	t control			
Bit 1	T0AE : TM0 Comparator A match interrupt control 0: disable 1: enable							
Bit 0	1: enable TOPE : TM0 Comparator P match interrupt control 0: disable 1: enable							



MFI1 Register

• HT67F30/HT67F40/HT67F50/HT67F60

Name - T1BF T1AF T1PF - T1BE T1AE T1PE R/W - R/W R/W R/W - R/W R/W R/W POR - 0 0 0 - 0 0 0 Bit 7 unimplemented, read as "0" - 0 0 - 0 0 0 Bit 6 T1BF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request - - 0 0 0 Bit 5 T1AF: TM1 Comparator A match interrupt request flag 0: no request 1: interrupt request -	Bit	7	6	5	4	3	2	1	0	
POR - 0 0 0 - 0 0 0 Bit 7 unimplemented, read as "0" Bit 6 T1BF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request 0 0 0 0 0 Bit 5 T1AF: TM1 Comparator A match interrupt request flag 0: no request 1: interrupt request 0 0 0 0 Bit 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request 0 0 0 0 Bit 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request 0 0 0 0 Bit 3 unimplemented, read as "0" 0	Name	_	T1BF	T1AF	T1PF		T1BE	T1AE	T1PE	
Bit 7 unimplemented, read as "0" Bit 6 T1BF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 5 T1AF: TM1 Comparator A match interrupt request flag 0: no request 1: interrupt request Bit 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 3 unimplemented, read as "0" Bit 4 T1BE: TM1 Comparator P match interrupt control 0: disable 1: enable Bit 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable Bit 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable Bit 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable Bit 0 T1PE: TM1 Comparator P match interrupt control 0: disable 1: enable	R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W	
Bit 6 T1BF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 5 T1AF: TM1 Comparator A match interrupt request flag 0: no request 1: interrupt request Bit 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 3 unimplemented, read as "0" Bit 4 T1BE: TM1 Comparator P match interrupt control 0: disable 1: enable Bit 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable Bit 0 T1PE: TM1 Comparator P match interrupt control 0: disable 1: enable Bit 0 T1PE: TM1 Comparator P match interrupt control 0: disable 1: enable	POR	—	<u> </u>							
0: no request 1: interrupt request 3it 5 T1AF: TM1 Comparator A match interrupt request flag 0: no request 1: interrupt request 3it 4 T1PF: TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request 3it 3 unimplemented, read as "0" 3it 4 T1BE: TM1 Comparator P match interrupt control 0: disable 1: enable 3it 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable 3it 0 T1PE: TM1 Comparator P match interrupt control 0: disable 1: enable	3it 7	unimple	unimplemented, read as "0"							
0: no request 1: interrupt request Bit 4 T1PF : TM1 Comparator B match interrupt request flag 0: no request 1: interrupt request Bit 3 unimplemented, read as "0" Bit 2 T1BE : TM1 Comparator P match interrupt control 0: disable 1: enable Bit 1 T1AE : TM1 Comparator A match interrupt control 0: disable 1: enable Bit 0 T1PE : TM1 Comparator P match interrupt control 0: disable 1: enable	Bit 6	0: no re	T1BF : TM1 Comparator B match interrupt request flag 0: no request							
0: no request 1: interrupt request Bit 3 unimplemented, read as "0" Bit 2 T1BE: TM1 Comparator P match interrupt control 0: disable 1: enable Bit 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable Bit 0 T1PE: TM1 Comparator P match interrupt control 0: disable 1: enable	Bit 5	0: no re	T1AF: TM1 Comparator A match interrupt request flag 0: no request							
Bit 2 T1BE: TM1 Comparator P match interrupt control 0: disable 1: enable Bit 1 T1AE: TM1 Comparator A match interrupt control 0: disable 1: enable Bit 0 T1PE: TM1 Comparator P match interrupt control 0: disable 1: enable	Bit 4	0: no re	equest		tch interrup	t request fla	ag			
0: disable 1: enable Bit 1 T1AE : TM1 Comparator A match interrupt control 0: disable 1: enable Bit 0 T1PE : TM1 Comparator P match interrupt control 0: disable	Bit 3	unimple	mented, rea	d as "0"						
0: disable 1: enable Bit 0 T1PE: TM1 Comparator P match interrupt control 0: disable	Bit 2	0: disat	ole	arator P ma	tch interrup	t control				
0: disable	Bit 1	0: disable								
**	Bit 0			arator P mat	tch interrup	t control				
			-							

MFI2 Register

• HT67F30/HT67F40

Bit	7	6	5	4	3	2	1	0
Name	_	_	XPF	SIMF	—	—	XPE	SIME
R/W	—	—	R/W	R/W	—	—	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6	unimplemented, read as "0"
Bit 5	 XPF: External peripheral interrupt request flag 0: No request 1: Interrupt request
Bit 4	SIMF : SIM interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	unimplemented, read as "0"
Bit 1	XPE : External Peripheral Interrupt Control 0: Disable 1: Enable
Bit 0	SIME : SIM Interrupt Control 0: Disable 1: Enable



• HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0	
Name	T3AF	T3PF	XPF	SIMF	T3AE	T3PE	XPE	SIME	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	0: no re	1		tch interrup	ot request fl	ag	<u>.</u>		
Bit 6	0: no re	T3PF : TM3 Comparator P match interrupt request flag 0: no request 1: interrupt request							
Bit 5	0: No r			rupt request	t flag				
Bit 4	0: No r	SIM interru equest rupt reques		ag					
Bit 3	T3AE : 7 0: disat 1: enab	ole	arator A ma	tch interrup	ot control				
Bit 2	T3PE : T 0: disat 1: enab	ole	arator P ma	tch interrup	t control				
Bit 1	XPE : External Peripheral Interrupt Control 0: Disable 1: Enable								
Bit 0	SIME: SIM Interrupt Control 0: Disable 1: Enable								
3 Register									

MFI3 Register

• HT67F30/HT67F40/HT67F50/HT67F60

Bit	7	6	5	4	3	2	1	0
Name	_	SPIAF	DEF	LVF	—	SPIAE	DEE	LVE
R/W	_	R/W	R/W	R/W	_	R/W	R/W	R/W
POR		0	0	0	_	0	0	0
Bit 7	t 7 unimplemented, read as "0"							

Bit /	unimplemented, read as "0"
Bit 6	SPIAF : SPIA interrupt request flag 0: No request 1: Interrupt request
Bit 5	DEF : Data EEPROM interrupt request flag 0: No request 1: Interrupt request
Bit 4	LVF : LVD interrupt request flag 0: No request 1: Interrupt request
Bit 3	unimplemented, read as "0"
Bit 2	SPIAE : SPIA Interrupt Control 0: Disable 1: Enable
Bit 1	DEE : Data EEPROM Interrupt Control 0: Disable 1: Enable
Bit 0	LVE : LVD Interrupt Control 0: Disable 1: Enable



Interrupt Operation


When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A or Comparator B match or A/D conversion completion etc, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.


If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





Interrupt Structure – HT67F30





Interrupt Structure – HT67F40/HT67F50



Legend	EMI	auto disabled in ISR			
XXF Request Flag – no auto reset in ISR	Interrupt Req Name Fla		Master Enable	Vector	Priority - High
xxF Request Flag – auto reset in ISR xxE Enable Bit	INT0 Pin INT	OF INTOE	EMI	04H	
Interrupt Request Enable	INT1 Pin INT	IF INT1E	EMI	- 08H	
Name Flags Bits	Comp. 0 CP		EMI	- осн	
TM0 P T0PF T0PE	Comp. 1 CP		EMI	10H	
TM0 A T0AF T0AE	M. Funct. 0 MF	OF MFOE		14H	
TM2 P T2PF T2PE TM2 A T2AF T2AE					
	M. Funct. 1 MF	1F MF1E	EMI	18H	
TM1 B T1BF T1BE	A/D A	DF ADE	EMI	1CH	
ТМЗ Р ТЗРF ТЗРЕ	M. Funct. 2 MF	2F MF2E	EMI	20H	
TM3 A T3AF T3AE					
	Time Base 0 TB			24H	
	M. Funct. 3 MF			2CH	
EEPROM DEF DEE	INT2 Pin INT			— <u>30</u> H — <u>34</u> H	
				34П	
Interrupts contained within Multi-Function Interrupts					Low

Interrupt Structure – HT67F60



External Interrupt

The external interrupts are controlled by signal transitions on the pins INT0~INT3. An external interrupt request will take place when the external interrupt request flags, INT0F~INT3F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT3E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, INT0F~INT3F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Comparator Interrupt

The comparator interrupt is controlled by the two internal comparators. A comparator interrupt request will take place when the comparator interrupt request flags, CP0F or CP1F, are set, a situation that will occur when the comparator output changes state. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and comparator interrupt enable bits, CP0E and CP1E, must first be set. When the interrupt is enabled, the stack is not full and the comparator inputs generate a comparator output transition, a subroutine call to the comparator interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flags, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

Multi-function Interrupt

Within these devices there are up to four Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts, SIM Interrupt, SPIA Interrupt, External Peripheral Interrupt, LVD interrupt and EEPROM Interrupt.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MF0F~MF3F are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.



However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts, SIM Interrupt, SPIA Interrupt, External Peripheral Interrupt, LVD interrupt and EEPROM Interrupt will not be automatically reset and must be manually reset by the application program.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TB} . This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.



• TBC Register Bit 7 6 5 4 3 2 1 0 TBON TBCK TB11 TB10 LXTLP TB02 TB01 TB00 Name R/W R/W R/W R/W R/W R/W R/W R/W R/W POR 0 0 1 1 0 1 1 1 TBON: TB0 and TB1 Control Bit 7 0: Disable 1: Enable TBCK: Select fTB Clock Bit 6 $0 \colon f_{\text{TBC}}$ 1: f_{SYS}/4 TB11~TB10: Select Time Base 1 Time-out Period Bit 5~4 $00: 4096/f_{TB}$ $01: 8192/f_{TB}$ 10: 16384/f_{TB} 11: 32768/f_{TB} Bit 3 LXTLP: LXT Low Power Control 0: Disable 1: Enable Bit 2~0 TB02~TB00: Select Time Base 0 Time-out Period $000: 256/f_{TB}$ $001: 512/f_{TB}$ 010: 1024/fтв $011: 2048/f_{TB}$ 100: 4096/ f_{TB} $101: 8192/f_{TB}$ 110: 16384/f_{TB} 111: 32768/f_{TB} TB02~TB00 fsys/4 LXT $\div 2^8 \sim 2^{15}$ Time Base 0 Interrupt Μ Μ fтв U U fтвс Х LIRC Х $\div 2^{12} \sim 2^{15}$ Time Base 1 Interrupt

Time Base Interrupt

TB11~TB10

TBCK Bit

Configuration

Option



Serial Interface Module Interrupt

The Serial Interface Module Interrupt, also known as the SIM interrupt, is contained within the Multi-function Interrupt. A SIM Interrupt request will take place when the SIM Interrupt request flag, SIMF, is set, which occurs when a byte of data has been received or transmitted by the SIM interface. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SIME, and Muti-function interrupt enable bits, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been transmitted or received by the SIM interface, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the Serial Interface Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the SIMF flag will not be automatically cleared, it has to be cleared by the application program.

External Peripheral Interrupt

The External Peripheral Interrupt operates in a similar way to the external interrupt and is contained within the Multi-function Interrupt. A Peripheral Interrupt request will take place when the External Peripheral Interrupt request flag, XPF, is set, which occurs when a negative edge transition appears on the PINT pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, external peripheral interrupt enable bit, XPE, and associated Multifunction interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a negative transition appears on the External Peripheral Interrupt pin, a subroutine call to the respective Multi-function Interrupt, will take place. When the External Peripheral Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared.

As the XPF flag will not be automatically cleared, it has to be cleared by the application program. The external peripheral interrupt pin is pin-shared with several other pins with different functions. It must therefore be properly configured to enable it to operate as an External Peripheral Interrupt pin.

Serial Interface Interrupt

The Serial Interface Interrupt, also known as the SPIA interrupt, is contained within the Multifunction Interrupt. A SPIA Interrupt request will take place when the SPIA Interrupt request flag, SPIAF, is set, which occurs when a byte of data has been received or transmitted by the SPIA interface. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Serial Interface Interrupt enable bit, SPIAE, and Multi-function interrupt enable bits, must first be set. When the interrupt is enabled, the stack is not full and a byte of data has been transmitted or received by the SPIA interface, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the Serial Interface Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the SPIAF flag will not be automatically cleared, it has to be cleared by the application program.



EEPROM Interrupt

The EEPROM Interrupt, is contained within the Multi-function Interrupt. An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, EEPROM Interrupt enable bit, DEE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective Multi-function Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the DEF flag will not be automatically cleared, it has to be cleared by the application program.

LVD Interrupt

The Low Voltage Detector Interrupt is contained within the Multi-function Interrupt. An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, Low Voltage Interrupt enable bit, LVE, and associated Multi-function interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the Multi-function Interrupt vector, will take place. When the Low Voltage Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the Multi-function interrupt request flag will be also automatically cleared. As the LVF flag will not be automatically cleared, it has to be cleared by the application program.

TM Interrupts

The Compact and Standard Type TMs have two interrupts each, while the Enhanced Type TM has three interrupts. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Compact and Standard Type TMs there are two interrupt request flags TnPF and TnAF and two enable bits TnPE and TnAE. For the Enhanced Type TM there are three interrupt request flags TnPF, TnAF and TnBF and three enable bits TnPE, TnAE and TnBE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P, A or B match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MF0F~MF3F, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Power Down Mode and Wake-up

Entering the IDLE or SLEEP Mode

There is only one way for the device to enter the SLEEP or IDLE Mode and that is to execute the "HALT" instruction in the application program. When this instruction is executed, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{SUB} clock source and the WDT is enabled. The WDT will stop if its clock source originates from the system clock.
- The I/O ports will maintain their present condition.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected. Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the configuration options have enabled the LIRC oscillator.

Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling edge on Port A
- A system interrupt
- A WDT overflow

If the system is woken up by an external reset, the device will experience a full system reset, however, if the device is woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the

instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Low Voltage Detector – LVD

Each device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V_{DD} , and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

LVD Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be detemined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V_{DD} voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

LVDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	LVDO	LVDEN	—	VLVD2	VLVD1	VLVD0
R/W	_	—	R	R/W	—	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0


Bit 7~6	unimplemented, read as "0"
Bit 5	LVDO: LVD Output Flag
	0: No Low Voltage Detect
	1: Low Voltage Detect
Bit	LVDEN: Low Voltage Detector Control
	0: Disable
	1: Enable
Bit 3	unimplemented, read as "0"
Bit 2~0	VLVD2 ~ VLVD0: Select LVD Voltage
	000: 2.0V
	001: 2.2V
	010: 2.4V
	011: 2.7V
	100: 3.0V
	101: 3.3V



110: 3.6V 111: 4.4V

LVD Operation

The Low Voltage Detector function operates by comparing the power supply voltage, V_{DD} , with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.4V. When the power supply voltage, V_{DD} , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. The Low Voltage Detector function is supplied by a reference voltage which will be automatically enabled. When the device is powered down the low voltage detector will remain active if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay t_{LVDS} should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the V_{DD} voltage may rise and fall rather slowly, at the voltage nears that of V_{LVD} , there may be multiple bit LVDO transitions.



The Low Voltage Detector also has its own interrupt which is contained within one of the Multifunction interrupts, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of t_{LVD} after the LVDO bit has been set high by a low voltage condition. When the device is powered down the Low Voltage Detector will remain active if the LVDEN bit is high. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if V_{DD} falls below the preset LVD voltage. This will cause the device to wake-up from the SLEEP or IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enters the SLEEP or IDLE Mode.

When LVD function is enabled, it is recommenced to clear LVD flag first, and then enables interrupt function to avoid mistake action.

LCD Driver


For large volume applications, which incorporate an LCD in their design, the use of a custom display rather than a more expensive character based display reduces costs significantly. However, the corresponding COM and SEG signals required, which vary in both amplitude and time, to drive such a custom display require many special considerations for proper LCD operation to occur. These devices all contain an LCD Driver function, which with their internal LCD signal generating circuitry and various options, will automatically generate these time and amplitude varying signals to provide a means of direct driving and easy interfacing to a range of custom LCDs.


All devices include a wide range of options to enable LCD displays of various types to be driven. The table shows the range of options available across the device range.




Part No.	Duty	Driver No.	Bias	Bias Type	Wave Type	
	1/2	21x2				
HT67F30	1/3	21x3	1/2 or 1/3	C or R	A or B	
	1/4	20x4				
	1/2	33x2				
HT67F40	1/3	33x3	1/2 or 1/3	C or R	A or B	
	1/4	32x4				
	1/2	41x2		C or R		
HT67F50	1/3	41x3	1/2 or 1/3		A or B	
	1/4	40x4				
	1/2	57x2				
HT67F60	1/3	57x3	1/2 or 1/3	C or R	A or B	
	1/4	56x4				


LCD Selections








C type 1/2 Bias -- VA = LCD Power VA : LCD Operating Voltage



C Type Bias Voltage Levels






LCD Memory

An area of Data Memory is especially reserved for use for the LCD display data. This data area is known as the LCD Memory. Any data written here will be automatically read by the internal display driver circuits, which will in turn automatically generate the necessary LCD driving signals. Therefore any data written into this Memory will be immediately reflected into the actual display connected to the microcontroller.


As the LCD Memory addresses overlap those of the General Purpose Data Memory, it s stored in its own independent Bank 1 area. The Data Memory Bank to be used is chosen by using the Bank Pointer, which is a special function register in the Data Memory, with the name, BP. To access the LCD Memory therefore requires first that Bank 1 is selected by writing a value of 01H to the BP register. After this, the memory can then be accessed by using indirect addressing through the use of Memory Pointer MP1. With Bank 1 selected, then using MP1 to read or write to the memory area, starting with address 80H, will result in operations to the LCD Memory. Directly addressing the Display Memory is not applicable and will result in a data access to the Bank 0 General Purpose Data Memory.

The accompanying LCD Memory Map diagrams shows how the internal LCD Memory is mapped to the Segments and Commons of the display for the devices. LCD Memory Maps for devices with smaller memory capacities can be extrapolated from these diagrams.




HT67F30 LCD Memory Map






: Unused, Read as "0"



HT67F40 LCD Memory Map

HT67F50 LCD Memory Map





HT67F60 LCD Memory Map

LCD Registers

Control Registers in the Data Memory, are used to control the various setup features of the LCD Driver.

There is one control register for the LCD function, LCDCTRL.

Various bits in this registers control functions such as duty type, bias type, bias resistor selection as well as overall LCD enable and disable. The LCDEN bit in the LCDCTRL register, which provides the overall LCD enable/disable function, will only be effective when the device is in the Normal, Slow or Idle Mode. If the device is in the Sleep Mode then the display will always be disabled. Bits RSEL0 and RSEL1 in the LCDCTRL register select the internal bias resistors to supply the LCD panel with the correct bias voltages. A choice to best match the LCD panel used in the application can be selected also to minimise bias current. The TYPE bit in the same register is used to select whether Type A or Type B LCD control signals are used. Three registers, LCDOUT0, LCDOUT1, LCDOUT2 and LCDOUT3 are used to determine if the output function of display pins SEG0~SEG31 are used as segment drivers or I/O functions.



LCD Reset Function

The LCD has an internal reset function that is an OR function of the inverted LCDEN bit in the LCDCTRL register and the Sleep function. The LCD reset signal is active high. The LCDENB signal is the inverse of the LCDEN bit in the LCDCTRL register.

LCDEN	Sleep Mode	Reset LCD
0	Off	\checkmark
0	On	\checkmark
1	Off	Х
1	On	\checkmark

LCD Re	set Fu	inction
--------	--------	---------

Clock Source

The LCD clock source is the internal clock signal, f_{SUB} , divided by 8, using an internal divider circuit. The f_{SUB} internal clock is supplied by either the LIRC or LXT oscillator, the choice of which is determined by a configuration option. For proper LCD operation, this arrangement is provided to generate an ideal LCD clock source frequency of 4kHz.

fsub Clock Source	LCD Clock Frequency				
LIRC	4kHz				
LXT	4kHz				

LCD Clock Source

LCD Driver Output

The number of COM and SEG outputs supplied by the LCD driver, as well as its biasing and duty selections, are dependent upon how the LCD control bits are programmed. The Bias Type, whether C or R type is selected via a configuration option.

The nature of Liquid Crystal Displays require that only AC voltages can be applied to their pixels as the application of DC voltages to LCD pixels may cause permanent damage. For this reason the relative contrast of an LCD display is controlled by the actual RMS voltage applied to each pixel, which is equal to the RMS value of the voltage on the COM pin minus the voltage applied to the SEG pin. This differential RMS voltage must be greater than the LCD saturation voltage for the pixel to be on and less than the threshold voltage for the pixel to be off.

The requirement to limit the DC voltage to zero and to control as many pixels as possible with a minimum number of connections, requires that both a time and amplitude signal is generated and applied to the application LCD. These time and amplitude varying signals are automatically generated by the LCD driver circuits in the microcontroller. What is known as the duty determines the number of common lines used, which are also known as backplanes or COMs. The duty, which is chosen by a control bit to have a value of 1/2, 1/3, 1/4 etc and which equates to a COM number of 2, 3, 4 etc, therefore defines the number of time divisions within each LCD signal frame. Two types of signal generation are also provided, known as Type A and Type B, the required type is selected via the TYPE bit in the LCDCTRL register. Type B offers lower frequency signals, however lower frequencies may introduce flickering and influence display clarity.



LCDCTRL Register

Bit	7	6	5	4	3	2	1	0
Name	TYPE	DTYC1	DTYC0	—	BIAS	RSEL1	RSEL0	LCDEN
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W	R/W
POR	0	0	0	—	0	0	0	0

Bit 7 TYPE: LCD Type Control

0: Type A 1: Type B

Bit 6~Bit 5 DTYC1, DTYC0: LCD Duty Control

- 00: 1/2 duty 01: 1/3 duty 10: 1/4 duty 11: undefined
- 11. undermed
- Bit 4uniplemented, read as "0"Bit 3BIAS: LCD Bias Control

BIAS: LCD Bias Control 0: 1/2 Bias 1: 1/3 Bias

Bit 2~Bit 1 RSEL1, RSEL0: LCD Bias Resistor Select

RSEL1	RSEL0	1/3 Bias	1/2 Bias
0	0	600kΩ	400kΩ
0	1	300kΩ	200kΩ
1	0	100kΩ	67kΩ
1	1	50kΩ	34kΩ

Bit 0 LCDEN: LCD Enable Control

0: Disable

1: Enable

In the Normal, Slow or Idle mode, the LCD on/off function can be controlled by this bit. In the Sleep mode, the LCD is always off.

LCDOUT0 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDO7	LCDO6	LCDO5	LCDO4	LCDO3	LCDO2	LCDO1	LCDO0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~Bit0 LCDO7~LCDO0: SEG7~SEG0 Output or I/O

0: LCD Segment Output

1: I/O

LCDOUT1 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDO15	LCDO14	LCDO13	LCDO12	LCDO11	LCDO10	LCDO9	LCDO8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~Bit0 LCD15~LCDO8: SEG15~SEG8 Output or I/O

0: LCD Segment Output

1: I/O



LCDOUT2 Register

Bit	7	6	5	4	3	2	1	0
Name	LCDO23	LCDO22	LCDO21	LCDO20	LCDO19	LCDO18	LCDO17	LCDO16
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~Bit0 LCD23~LCD16: SEG23~SEG16 Output or I/O

0: LCD Segment Output 1: I/O

LCDOUT3 Register

	- 5							
Bit	7	6	5	4	3	2	1	0
Name	LCDO31	LCDO30	LCDO29	LCDO28	LCDO27	LCDO26	LCDO25	LCDO24
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~Bit0 LCD31~LCD24: SEG31~SEG24 Output or I/O

0: LCD Segment Output

1: I/O

LCD Voltage Source and Biasing

The time and amplitude varying signals generated by the LCD Driver function require the generation of several voltage levels for their operation. The number of voltage levels used by the signal depends upon the value of the BIAS bit in the LCDCTRL register. The device can have either R type or C type biasing selected via a configuration option. Selecting the C type biasing will enable an internal charge pump whose multiplier ratio can be selected using an additional configuration option.

For R type biasing an external LCD voltage source must be supplied on pin VLCD to generate the internal biasing voltages. This could be the microcontroller power supply or some other voltage source. For the R type 1/2 bias selection, three voltage levels VSS, VA and VB are utilised. The voltage VA is equal to the externally supplied voltage source applied to pin VLCD. VB is generated internally by the microcontroller and will have a value equal to VLCD/2. For the R type 1/3 bias selection, four voltage levels VSS, VA, VB and VC are utilised. The voltage VA is equal to VLCD, VB is equal to VLCD, VB is equal to VLCD 2/3 while VC is equal to VLCDx1/3. In addition to selecting 1/2 or 1/3 bias, several values of bias resistor can be chosen using bits in the LCDCTRL register.

Different values of internal bias resistors can be selected using the RSEL0 and RESEL1 bits in the LCDCTRL register. This along with the voltage on pin VLCD will determine the bias current. The connection to the VMAX pin depends upon the voltage that is applied to VLCD. If the VDD voltage is greater than the voltage applied to the VLCD pin then the VMAX pin should be connected to VDD, otherwise the VMAX pin should be connected to pin VLCD. Note that no external capacitors or resistors are required to be connected if R type biasing is used.

VMAX connection		
Connect VMAX to VDD		
Connect VMAX to VLCD		

R Type Bias Current VMAX Connection

For C type biasing an external LCD voltage source must also be supplied on pin VLCD to generate the internal biasing voltages. The C type biasing scheme uses an internal charge pump circuit, which in the case of the 1/3 bias selection can generate voltages higher than what is supplied on VLCD. This feature is useful in applications where the microcontroller supply voltage is less than the supply voltage required by the LCD. An additional charge pump capacitor must also be connected between pins C1 and C2 to generate the necessary voltage levels.



For the C type 1/2 bias selection, three voltage levels VSS, VA and VB are utilised. The voltage VA is generated internally and has a value of VLCD. VB will have a value equal to VAx0.5. For the C type 1/2 bias configuration VC is not used.


For the C type 1/3 bias selection, four voltage levels VSS, VA, VB and VC are utilised. The voltage VA is generated internally and has a value of VLCDx1.5. VB will have a value equal to VAx 2/3 and VC will have a value equal to VA x 1/3. The connection to the VMAX pin depends upon the bias and the voltage that is applied to VLCD, the details are shown in the table. It is extremely important to ensure that these charge pump generated internal voltages do not exceed the maximum VDD voltage of 5.5V.

	Biasing Type	VMAX Connection		
1/3	VDD>VLCDx1.5	Connect VMAX to VDD		
Bias	Otherwise	Connect VMAX to V1		
1/2	VDD>VLCD	Connect VMAX to VDD		
Bias	Otherwise	Connect VMAX to VLCD		

C Type Biasing VMAX Connection

LCD Waveform Timing Diagrams

The accompanying timing diagrams depict the display driver signals generated by the microcontroller for various values of duty and bias. The huge range of various permutations only permit a few types to be displayed here.



LCD Driver Output – Type A - 1/2 Duty, 1/2 Bias

Note: For 1/2 Bias, VA=VLCD, VB=VLCDx1/2 for both R and C type.



During Reset or in HALT Mode							
COM0, COM1, COM2	VA VB VSS						
All segment outputs	VA VB VSS						
Normal Operation Mode	▲ 1 Frame						
COM0	- TVA - TVB VB						
COM1	VA 						
COM2	January Contraction Contractio						
All segments OFF	VA VB VS VS						
COM0 segments ON	VA VB VS						
COM1 segments ON	VA VB VSS						
COM2 segments ON	VA VB VSS						
COM0, 1 segments ON	VA						
COM0, 2 segments ON	VA VB VSS						
COM1, 2 segments ON	VA VB VSS						
All segments ON	VA VB VSS						
LCD Driver Output - Type A, 1/3 Duty 1/2 Bias							

LCD Driver Output – Type A- 1/3 Duty, 1/2 Bias

Note: For 1/2 Bias, the VA=VLCD, VB=VLCDx1/2 for both R and C type.



COM0, COM1, COM2, COM3	VB VC VSS
All segment outputs	VA VB VC VSS
Normal Operation Mode	1 Frame
COM0	
COM1	
COM2	
COM3	
All segments OFF	VA VB VC VSS
COM0 segments ON	
COM1 segments ON	
COM2 segments ON	
COM3 segments ON	
COM0, 1 segments ON	
COM0, 2 segments ON	
COM0, 3 segments ON	
(other combinations are omitted)	


LCD Driver Output – Type A - 1/4 Duty, 1/3 Bias Note: For 1/3 R type bias, the VA=VLCD, VB=VLCDx2/3 and VC=VLCDx1/3. For 1/3 C type bias, the VA=VLCDx1.5, VB=VLCD and VC=VLCDx1/2.



During Reset or in HALT Mode							
VB VC VSS							
VA VC VSS							
▲ 1 Frame							
VA VB VSS							
Contraction of the second seco							
Image: State of the state o							

LCD Driver Output – Type A- 1/3 Duty, 1/3 Bias Note: For 1/3 R type bias, the VA=VLCD, VB=VLCD×2/3 and VC=VLCD×1/3. For 1/3 C type bias, VA=VLCD×1.5, VB=VLCD and VC=VLCD×1/2.





LCD Driver Output – Type B- 1/2 Duty, 1/2 Bias Note: For 1/2 bias, the VA=VLCD, VB=VLCDx1/2 for both R and C type.




During Reset or LCD Off	VA
COM0, COM1, COM2	VB VC VSs
All segment outputs	VA VB VC VCS
Normal Operation Mode	1 Frame
COM0	
COM1	
COM2	
All segments are OFF	,YA ,
COM0 side segments are ON	
COM1 side segments are ON	
COM2 side segments are ON	
COM0, 1 side segments are ON	
COM0, 2 side segments are ON	
(other combinations are omitted)	
All segments are ON	VA VB VC VC VSS

LCD Driver Output – Type B- 1/3 Duty, 1/3 Bias Note: For 1/3 R type bias, the VA=VLCD, VB=VLCD×2/3 and VC=VLCD×1/3. For 1/3 C type bias, VA=VLCD×1.5, VB=VLCD and VC=VLCD×1/2.



During Reset or LCD Off COM0, COM1, COM2, COM3 All segment outputs 1 Fram Normal Operation Mode COM0 COM1 /B COM2 COM3 /A /B /C All segments are OFF COM0 side segments are ON COM1 side segments are ON COM2 side segments are ON /B COM3 side segments are ON COM0, 1 side segments are ON /B COM0, 2 side segments are ON /A /B /C COM0, 3 side segments are ON (other combinations are omitted) All segments are ON VA VB VC






Programming Considerations

Certain precautions must be taken when programming the LCD. One of these is to ensure that the LCD Memory is properly initialised after the microcontroller is powered on. Like the General Purpose Data Memory, the contents of the LCD Memory are in an unknown condition after poweron. As the contents of the LCD Memory will be mapped into the actual display, it is important to initialise this memory area into a known condition soon after applying power to obtain a proper display pattern.

Consideration must also be given to the capacitive load of the actual LCD used in the application. As the load presented to the microcontroller by LCD pixels can be generally modeled as mainly capacitive in nature, it is important that this is not excessive, a point that is particularly true in the case of the COM lines which may be connected to many LCD pixels. The accompanying diagram depicts the equivalent circuit of the LCD.

One additional consideration that must be taken into account is what happens when the microcontroller enters the Idle or Slow Mode. The LCDEN control bit in the LCDCTRL register permits the display to be powered off to reduce power consumption. If this bit is zero, the driving signals to the display will cease, producing a blank display pattern but reducing any power consumption associated with the LCD.

After Power-on, note that as the LCDEN bit will be cleared to zero, the display function will be disabled.





Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.


No.	Options
	Oscillator Options
1	High Speed System Oscillator Selection - f _H : 1. HXT 2. ERC 3. HIRC 4. EC
2	Low Speed System Oscillator Selection - f _L : 1. LXT 2. LIRC
3	HXT mode 1. 1MHz~12MHz 2. 455KHz
4	WDT Clock Selection - f _s : 1. f _{su} B 2. f _{svs} /4
5	HIRC Frequency Selection: 1. 4MHz 2. 8MHz 3. 12MHz
Note	: The f_{SUB} and the f_{TBC} clock source are LXT or LIRC selection by the f_{L} configuration option.
	Reset Pin Options
6	PB0/RES Pin Options: 1. RES pin 2. I/O pin
	Watchdog Options
7	Watchdog Timer Function: 1. Enable 2. Disable
8	CLRWDT Instructions Selection: 1. 1 instructions 2. 2 instructions
	LVR Options
9	LVR Function: 1. Enable 2. Disable
10	LVR Voltage Selection: 1. 2.10V 2. 2.55V 3. 3.15V 4. 4.20V
	SIM Options
11	SIM Function: 1. Enable 2. Disable
12	SPI - WCOL bit: 1. Enable 2. Disable



No.	Options
13	SPI - CSEN bit: 1. Enable 2. Disable
14	I ² C Debounce Time Selection: 1. No debounce 2. 1 system clock debounce 3. 2 system clock debounce
	SPIA Options
15	SPIA Function: 1. Enable 2. Disable
16	SPIA - SAWCOL bit: 1. Enable 2. Disable
17	SPIA - SACSEN bit: 1. Enable 2. Disable
	TMR/INT Options
18	TMR/INT pin input filter Function: 1. Enable 2. Disable
	LCD Options
19	LCD R type or C type selection: 1. R Type 2. C Type
20	LCD voltage 1. VLCD is 3.0V or 4.5V 2. VLCD is 1.5V



Application Circuits



Note: "*": It is recommended that this component is added for added ESD protection. "**": It is recommended that this component is added in environments where power line noise is significant.



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another applications which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Decr	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate	· · ·		
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Operatio	n		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Oper	ation		
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Instruction Definition

ADC A,[m] Description	Add Data Memory to ACC with Carry The contents of the specified Data Memory, Accumulator and the carry flag are added.
Operation	The result is stored in the Accumulator. $ACC \leftarrow ACC + [m] + C$
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m]
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s) AMD A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then
•	increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	[m] ← 00H None
Affected flag(s)	Noie
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m]$.i $\leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$ $PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
	previously contained a 1 are changed to 0 and vice versa.
Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$
Operation Affected flag(s)	
-	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	 [m] ← [m] Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in
Affected flag(s)	 [m] ← [m] Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Affected flag(s) CPLA [m] Description	 [m] ← [m] Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Affected flag(s) CPLA [m] Description Operation Affected flag(s)	$[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow \overline{[m]}$ Z
Affected flag(s) CPLA [m] Description Operation	$[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow \overline{[m]}$
Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m]	 [m] ← [m] Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC ← [m] Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value
Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m]	$[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. ACC $\leftarrow \overline{[m]}$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than
Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m] Description	$[m] \leftarrow [m]$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow [m]$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition. $[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$



DEC [m] Description Operation Affected flag(s)	Decrement Data Memory Data in the specified Data Memory is decremented by 1. $[m] \leftarrow [m] - 1$ Z
DECA [m] Description	Decrement Data Memory with result in ACC Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation Affected flag(s)	$ACC \leftarrow [m] - 1$ Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ $PDF \leftarrow 1$
Affected flag(s)	TO, PDF
INC [m] Description Operation	Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m] Description	Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation Affected flag(s)	$ACC \leftarrow [m]$ None
MOV A,x	Move immediate data to ACC
Description Operation	The immediate data specified is loaded into the Accumulator. ACC $\leftarrow x$
Affected flag(s)	None
MOV [m],A Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None

HT67F30/HT67F40/HT67F50/HT67F60 TinyPower™ A/D Flash MCU with LCD & EEPROM



NOP	No operation
Description	No operation is performed. Execution continues with the next instruction.
Operation	No operation
Affected flag(s)	None
OR A,[m]	Logical OR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
OR A,x	Logical OR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "OR" x$
Affected flag(s)	Z
ORM A,[m]	Logical OR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical OR
-	operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "OR" [m]$
Affected flag(s)	Z
RET	Return from subroutine
Description	The Program Counter is restored from the stack. Program execution continues at the restored address.
Operation	Program Counter ← Stack
Affected flag(s)	None
RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified
-	immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting
the	The Fregram Counter is restored from the stack and the interrupts are re-enabled by setting
	EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0-6)$
r	$[m].0 \leftarrow [m].7$
Affected flag(s)	None



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow [m].7
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	С



	Dototo Doto Momony right through Community regult in ACC
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the
	Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); (i=0~6)
	$ACC.7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are
	subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
	positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are
Description	subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the
	result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is
Operation	positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
Threeted hug(5)	0,2,10,0
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the
	following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
	proceeds with the following instruction.
Operation	$[m] \leftarrow [m] - 1$
	Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
	following instruction is skipped. The result is stored in the Accumulator but the specified
	Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,
	the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$
Affected flog(a)	Skip if ACC=0 None
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m] :	Sat hit of Data Mamory
SET [m].i Description	Set bit of Data Memory Bit i of the specified Data Memory is set to 1.
Operation	$[m]$.i $\leftarrow 1$
Affected flag(s)	None



SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if $[m]=0$
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$.i $\neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
SUB A,[m] Description	Subtract Data Memory from ACC The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m]
Description Operation Affected flag(s)	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m]
Description Operation Affected flag(s) SUBM A,[m] Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SUBM A,[m] Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m]
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s)	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtracted from the contents of the Accumulator. The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data from ACC from the contents of the Accumulator. The result is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description Operation Affected flag(s) SWAP [m] Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be set to 1. $ACC \leftarrow ACC - x$ OV, Z, AC, C Swap nibbles of Data Memory The low-order and high-order nibbles of the specified Data Memory are interchanged.
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description Operation Affected flag(s) SWAP [m]	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - x$ OV, Z, AC, C Swap nibbles of Data Memory



SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory
Description	The low byte of the program code addressed by the table pointer (TBHP and TBLP or only TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	7



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



48-pin LQFP (7mm×7mm) Outline Dimensions




Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	—	0.354 BSC	—
В	—	0.276 BSC	—
С	—	0.354 BSC	—
D	—	0.276 BSC	—
E	—	0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
Н	_	—	0.063
I	0.002	_	0.006
J	0.018	0.024	0.030
К	0.004	—	0.008
α	0°	_	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	9.00 BSC	—
В	_	7.00 BSC	—
С	_	9.00 BSC	_
D	—	7.00 BSC	—
E	_	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
Н	—	_	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
К	0.09	_	0.20
α	0°	_	7°



64-pin LQFP (7mm×7mm) Outline Dimensions




Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.354 BSC	—
В	_	0.276 BSC	—
С	_	0.354 BSC	_
D		0.276 BSC	—
E	_	0.016 BSC	—
F	0.005	0.007	0.009
G	0.053	0.055	0.057
Н		—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
К	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	_	9.0 BSC	—
В	_	7.0 BSC	_
С	_	9.0 BSC	—
D		7.0 BSC	—
E		0.4 BSC	—
F	0.13	0.18	0.23
G	1.35	1.40	1.45
Н		—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
К	0.09	_	0.20
α	0°	_	7°



80-pin LQFP (10mm×10mm) Outline Dimensions




Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	—	0.472 BSC	—
В	—	0.394 BSC	—
С	_	0.472 BSC	—
D	—	0.394 BSC	_
E	—	0.016 BSC	_
F	0.005	0.007	0.009
G	0.053	0.055	0.057
Н	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
К	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	—	12 BSC	—
В	—	10 BSC	—
С	—	12 BSC	—
D	_	10 BSC	—
E	_	0.4 BSC	—
F	0.13	0.18	0.23
G	1.35	1.4	1.45
Н	_	_	1.60
I	0.05	_	0.15
J	0.45	0.60	0.75
K	0.09	_	0.20
α	0°	_	7°



100-pin LQFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in inch		
Symbol	Min.	Nom.	Max.
A	_	0.630 BSC	
В	_	0.551 BSC	_
С	—	0.630 BSC	—
D	_	0.551 BSC	—
E		0.020 BSC	—
F	0.007	0.009	0.011
G	0.053	0.055	0.057
Н	—	—	0.063
I	0.002	—	0.006
J	0.018	0.024	0.030
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	—	16.00 BSC	—
В	_	14.00 BSC	—
С	—	16.00 BSC	—
D	_	14.00 BSC	—
E	—	0.50 BSC	—
F	0.17	0.22	0.27
G	1.35	1.40	1.45
Н	—	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
K	0.09	—	0.20
α	0°	—	7°

Copyright[©] 2022 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.