

GigaDevice Semiconductor Inc.

GD32E232xx

Arm[®] Cortex[®]-M23 32-bit MCU

Datasheet

Revision 1.8

(Sept. 2021)

Table of Contents

Table of Contents	1
List of Figures	4
List of Tables	5
1 General description	7
2 Device overview	8
2.1 Device information	8
2.2 Block diagram	9
2.3 Pinouts and pin assignment	10
2.4 Memory map	11
2.5 Clock tree	13
2.6 Pin definitions	14
2.6.1 GD32E232Kx QFN32 pin definitions	14
2.6.2 GD32E232Ex QFN24 pin definitions	17
2.6.3 GD32E232xx pin alternate functions	19
3 Functional description	21
3.1 ARM® Cortex®-M23 core	21
3.2 Embedded memory	21
3.3 Clock, reset and supply management	21
3.4 Boot modes	22
3.5 Power saving modes	22
3.6 Analog to digital converter (ADC)	23
3.7 Digital to analog converter (DAC)	23
3.8 DMA	24
3.9 General-purpose inputs/outputs (GPIOs)	24
3.10 Timers and PWM generation	24
3.11 Real time clock (RTC)	26
3.12 Inter-integrated circuit (I2C)	26
3.13 Serial peripheral interface (SPI)	26
3.14 Universal synchronous asynchronous receiver transmitter (USART)	27
3.15 Inter-IC sound (I2S)	27

3.16	Comparators (CMP).....	28
3.17	Configurable logic array (CLA).....	28
3.18	Debug mode	28
3.19	Package and operation temperature.....	28
4	Electrical characteristics.....	29
4.1	Absolute maximum ratings.....	29
4.2	Operating conditions characteristics.....	29
4.3	Power consumption	31
4.4	EMC characteristics	36
4.5	Power supply supervisor characteristics	38
4.6	Electrical sensitivity	38
4.7	External clock characteristics	39
4.8	Internal clock characteristics	40
4.9	PLL characteristics.....	41
4.10	Memory characteristics	42
4.11	NRST pin characteristics	42
4.12	GPIO characteristics	43
4.13	ADC characteristics	49
4.14	Temperature sensor characteristics.....	50
4.15	DAC characteristics	51
4.16	VREF characteristics	52
4.17	Comparators characteristics.....	52
4.18	I2C characteristics	53
4.19	SPI characteristics	55
4.20	I2S characteristics.....	56
4.21	USART characteristics.....	58
4.22	TIMER characteristics.....	58
4.23	WDGT characteristics	59
4.24	Parameter conditions.....	59
5	Package information.....	60
5.1	QFN32 package outline dimensions	60
5.2	QFN24 package outline dimensions	62



5.3	Thermal characteristics	64
6	Ordering information	65
7	Revision history	66

List of Figures

Figure 2-1. GD32E232xx block diagram	9
Figure 2-2. GD32E232Kx QFN32 pinouts	10
Figure 2-3. GD32E232Ex QFN24 pinouts	10
Figure 2-4. GD32E232xx clock tree.....	13
Figure 4-1. Recommended power supply decoupling capacitors ^{(1) (2)}	30
Figure 4-2. Typical supply current consumption in Run mode (All peripherals enabled)	34
Figure 4-3. Typical supply current consumption in Run mode (All peripherals disabled)	35
Figure 4-4. Typical supply current consumption in Sleep mode (All peripherals enabled)	35
Figure 4-5. Typical supply current consumption in Sleep mode (All peripherals disabled)	36
Figure 4-6. Recommended external NRST pin circuit.....	43
Figure 4-7. I/O port AC characteristics definition.....	49
Figure 4-8. CMP hysteresis.....	53
Figure 4-9. I2C bus timing diagram.....	54
Figure 4-10. SPI timing diagram - master mode	55
Figure 4-11. SPI timing diagram - slave mode	56
Figure 4-12. I2S timing diagram - master mode	57
Figure 4-13. I2S timing diagram - slave mode	58
Figure 5-1. QFN32 package outline	60
Figure 5-2. QFN32 recommended footprint	61
Figure 5-3. QFN24 package outline	62
Figure 5-4. QFN24 recommended footprint	63

List of Tables

Table 2-1. GD32E232xx device features and peripheral list.....	8
Table 2-2. GD32E232xx memory map.....	11
Table 2-3. GD32E232Kx QFN32 pin definitions	14
Table 2-4. GD32E232Ex QFN24 pin definitions	17
Table 2-5. Port A alternate functions summary	19
Table 2-6. Port B alternate functions summary	20
Table 2-7. Port F alternate functions summary	20
Table 4-1. Absolute maximum ratings ⁽¹⁾⁽⁴⁾	29
Table 4-2. DC operating conditions	29
Table 4-3. Clock frequency	30
Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾	30
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	30
Table 4-6. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	30
Table 4-7. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾	31
Table 4-8. EMS characteristics ⁽¹⁾	36
Table 4-9. EMI characteristics ⁽¹⁾	37
Table 4-10. Power supply supervisor characteristics.....	38
Table 4-11. ESD characteristics ⁽¹⁾	39
Table 4-12. Static latch-up characteristics ⁽¹⁾	39
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics .	39
Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode).....	39
Table 4-15. High speed internal clock (IRC8M) characteristics	40
Table 4-16. Low speed internal clock (IRC40K) characteristics	40
Table 4-17. High speed internal clock (IRC28M) characteristics	40
Table 4-18. PLL characteristics	41
Table 4-19. Flash memory characteristics	42
Table 4-20. NRST pin characteristics.....	42
Table 4-21. I/O port DC characteristics in T _A = -40 °C	43
Table 4-22. I/O port DC characteristics in T _A = 25 °C	45
Table 4-23. I/O port DC characteristics in T _A = 105 °C	46
Table 4-24. I/O port AC characteristics ⁽¹⁾⁽²⁾	48
Table 4-25. ADC characteristics	49
Table 4-26. ADC R _{AIN} max for f _{ADC} = 28 MHz ⁽¹⁾	50
Table 4-27. ADC dynamic accuracy at f _{ADC} = 14 MHz ⁽¹⁾	50
Table 4-28. ADC static accuracy at f _{ADC} = 14 MHz.....	50
Table 4-29. Temperature sensor characteristics ⁽¹⁾	50
Table 4-30. DAC characteristics.....	51
Table 4-31. VREF characteristics	52
Table 4-32. CMP characteristics ⁽¹⁾	52
Table 4-33. I2C characteristics ⁽¹⁾⁽²⁾⁽³⁾	53



Table 4-34. Standard SPI characteristics ⁽¹⁾	55
Table 4-35. I2S characteristics ⁽¹⁾	56
Table 4-36. USART characteristics ⁽¹⁾	58
Table 4-37. TIMER characteristics ⁽¹⁾	58
Table 4-38. FWDGT min/max timeout period at 40 kHz (IRC40K) ⁽¹⁾	59
Table 4-39. WWDGT min-max timeout value at 72 MHz (f _{PCLK1}) ⁽¹⁾	59
Table 5-1. QFN32 package dimensions	60
Table 5-2. QFN24 package dimensions	62
Table 5-3. Package thermal characteristics ⁽¹⁾	64
Table 6-1. Part ordering code for GD32E232xx devices	65
Table 7-1. Revision history	66

1 General description

The GD32E232xx device belongs to the value line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M23 core. The Cortex-M23 processor is an energy-efficient processor with a very low gate count. It is intended to be used for microcontroller and deeply embedded applications that require an area-optimized processor. The processor delivers high energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier and a 17-cycle divider.

The GD32E232xx device incorporates the ARM® Cortex®-M23 32-bit processor core operating at up to 72 MHz frequency with flash accesses 0~2 wait states to obtain maximum efficiency. It provides up to 64 KB embedded flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, two DACs, four CLAs and one comparator, up to five general 16-bit timers, one general 32-bit timer, two basic timers, a PWM advanced timer, as well as standard and advanced communication interfaces: two I2Cs, two USARTs, up to two SPIs, and an I2S.

The device operates from a 1.8 to 3.6 V power supply and available in -40 to +105 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32E232xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike, optical module and so on.



2 Device overview


2.1 Device information

Table 2-1. GD32E232xx device features and peripheral list

Part Number		GD32E232xx					
		E4U7	E6U7	E8U7	K4Q7	K6Q7	K8Q7
FLASH (KB)		16	32	64	16	32	64
SRAM (KB)		4	6	8	4	6	8
Timers	General timer(16-bit)	4 <small>(2,13,15,16)</small>	4 <small>(2,13,15,16)</small>	5 <small>(2,13-16)</small>	4 <small>(2,13,15,16)</small>	4 <small>(2,13,15,16)</small>	5 <small>(2,13-16)</small>
	General timer(32-bit)	1 <small>(1)</small>	1 <small>(1)</small>	1 <small>(1)</small>	1 <small>(1)</small>	1 <small>(1)</small>	1 <small>(1)</small>
	Advanced timer(16-bit)	1 <small>(0)</small>	1 <small>(0)</small>	1 <small>(0)</small>	1 <small>(0)</small>	1 <small>(0)</small>	1 <small>(0)</small>
	SysTick	1	1	1	1	1	1
	Basic timer(16-bit)	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>	2 <small>(5,6)</small>
	Watchdog	2	2	2	2	2	2
	RTC	1	1	1	1	1	1
Connectivity	USART	2	2	2	2	2	2
	I2C	2	2	2	2	2	2
	SPI/I2S	1/1 <small>(0)/(0)</small>	1/1 <small>(0)/(0)</small>	2/1 <small>(0-1)/(0)</small>	1/1 <small>(0)/(0)</small>	1/1 <small>(0)/(0)</small>	2/1 <small>(0-1)/(0)</small>
GPIO		18	18	18	28	28	28
CMP		1	1	1	1	1	1
EXTI		12	12	12	16	16	16
DAC	Units	2	2	2	2	2	2
	Channels	4	4	4	4	4	4
CLA		3	3	3	4	4	4
ADC	Units	1	1	1	1	1	1
	Channels (External)	9	9	9	16	16	16
	Channels (Internal)	2	2	2	2	2	2
Package		QFN24			QFN32		

2.2 Block diagram

Figure 2-1. GD32E232xx block diagram



2.3 Pinouts and pin assignment

Figure 2-2. GD32E232Kx QFN32 pinouts





Figure 2-3. GD32E232Ex QFN24 pinouts



2.4 Memory map

Table 2-2. GD32E232xx memory map

Pre-defined Regions	Bus	ADDRESS	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex M23 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x60000000 - 0x9FFFFFFF	Reserved
Peripherals	AHB1	0x5004 0000 - 0x5FFF FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	Reserved
	AHB2	0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
		0x4800 0C00 - 0x4800 0FFF	Reserved
		0x4800 0800 - 0x4800 0BFF	Reserved
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
	AHB1	0x4003 8400 - 0x47FF FFFF	Reserved
		0x4003 8000 - 0x4003 83FF	CLA
		0x4002 4400 - 0x4003 7FFF	Reserved
		0x4002 4000 - 0x4002 43FF	Reserved
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0400 - 0x4002 0FFF	Reserved
		0x4002 0000 - 0x4002 03FF	DMA
	APB2	0x4001 8000 - 0x4001 FFFF	Reserved
		0x4001 5C00 - 0x4001 7FFF	Reserved
		0x4001 5800 - 0x4001 5BFF	DBG
		0x4001 4C00 - 0x4001 57FF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
		0x4001 3000 - 0x4001 33FF	SPI0/I2S0
0x4001 2C00 - 0x4001 2FFF		TIMER0	
0x4001 2800 - 0x4001 2BFF	Reserved		

Pre-defined Regions	Bus	ADDRESS	Peripherals	
		0x4001 2400 - 0x4001 27FF	ADC	
		0x4001 0800 - 0x4001 23FF	Reserved	
		0x4001 0400 - 0x4001 07FF	EXTI	
		0x4001 0000 - 0x4001 03FF	SYSCFG + CMP	
	APB1		0x4000 D000 - 0x4000 FFFF	Reserved
			0x4000 CC00 - 0x4000 CFFF	DAC1
			0x4000 C800 - 0x4000 CBFF	Reserved
			0x4000 C400 - 0x4000 C7FF	Reserved
			0x4000 C000 - 0x4000 C3FF	Reserved
			0x4000 8000 - 0x4000 BFFF	Reserved
			0x4000 7C00 - 0x4000 7FFF	Reserved
			0x4000 7800 - 0x4000 7BFF	Reserved
			0x4000 7400 - 0x4000 77FF	DAC0
			0x4000 7000 - 0x4000 73FF	PMU
			0x4000 6400 - 0x4000 6FFF	Reserved
			0x4000 6000 - 0x4000 63FF	Reserved
			0x4000 5C00 - 0x4000 5FFF	Reserved
			0x4000 5800 - 0x4000 5BFF	I2C1
			0x4000 5400 - 0x4000 57FF	I2C0
			0x4000 4800 - 0x4000 53FF	Reserved
			0x4000 4400 - 0x4000 47FF	USART1
			0x4000 4000 - 0x4000 43FF	Reserved
			0x4000 3C00 - 0x4000 3FFF	Reserved
			0x4000 3800 - 0x4000 3BFF	SPI1
			0x4000 3400 - 0x4000 37FF	Reserved
			0x4000 3000 - 0x4000 33FF	FWDGT
			0x4000 2C00 - 0x4000 2FFF	WWDGT
			0x4000 2800 - 0x4000 2BFF	RTC
			0x4000 2400 - 0x4000 27FF	Reserved
			0x4000 2000 - 0x4000 23FF	TIMER13
			0x4000 1800 - 0x4000 1FFF	Reserved
			0x4000 1400 - 0x4000 17FF	TIMER6
0x4000 1000 - 0x4000 13FF	TIMER5			
0x4000 0800 - 0x4000 0FFF	Reserved			
0x4000 0400 - 0x4000 07FF	TIMER2			
0x4000 0000 - 0x4000 03FF	TIMER1			
SRAM		0x2000 2000 - 0x3FFF FFFF	Reserved	
		0x2000 0000 - 0x2000 1FFF	SRAM	
Code		0x1FFF F810 - 0x1FFF FFFF	Reserved	
		0x1FFF F800 - 0x1FFF F80F	Option bytes	

2.6 Pin definitions

2.6.1 GD32E232Kx QFN32 pin definitions

Table 2-3. GD32E232Kx QFN32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PF0-OSCIN	1	I/O	5VT	Default: PF0 Alternate: I2C0_SDA Additional: OSCIN, CLAIN16
PF1-OSCOU	2	I/O	5VT	Default: PF1 Alternate: I2C0_SCL Additional: OSCOUT, CLAIN17
NRST	3	I/O		Default: NRST
V _{REF}	4	P		Default: V _{REF}
V _{DDA}	5	P		Default: V _{DDA}
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽⁴⁾ , USART1_CTS, CMP_OUT, I2C1_SCL, TIMER1_CH0_ETI Additional: ADC_IN0, CMP_IM6, RTC_TAMP1, WKUP0, CLAIN18
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽⁴⁾ , USART1_RTS, I2C1_SDA, EVENTOUT, TIMER14_CH0_ON ⁽⁵⁾ , TIMER1_CH1 Additional: ADC_IN1, CMP_IP, CLAIN19
PA2	8	I/O		Default: PA2 Alternate: USART0_TX ⁽⁴⁾ , USART1_TX, TIMER14_CH0 ⁽⁵⁾ , TIMER1_CH2, CLA0OUT Additional: ADC_IN2, CMP_IM7
PA3	9	I/O		Default: PA3 Alternate: USART0_RX ⁽⁴⁾ , USART1_RX, TIMER14_CH1 ⁽⁵⁾ , TIMER1_CH3 Additional: ADC_IN3
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽⁴⁾ , USART1_CK, TIMER13_CH0, I2C1_SCL, SPI1_NSS ⁽⁵⁾ Additional: CMP_IM4, DAC0_OUT0
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH0_ETI, I2C1_SDA Additional: CMP_IM5, DAC0_OUT1
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMERO_BRKIN, TIMER15_CH0, EVENTOUT, CMP_OUT Additional: DAC1_OUT0

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT, CLA1OUT Additional: DAC1_OUT1
PB0	14	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX, EVENTOUT, CLA1OUT Additional: ADC_IN8, CLAIN8
PB1	15	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9, CLAIN9
PB2	16	I/O	5VT	Default: PB2 Alternate: TIMER2_ETI Additional: ADC_IN10, CLAIN10
V _{DD}	17	P		Default: V _{DD}
PA8	18	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT Additional: ADC_IN11, CLAIN11
PA9	19	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN ⁽⁵⁾ , I2C0_SCL, CK_OUT Additional: ADC_IN12, CLAIN12
PA10	20	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA, CLA2OUT Additional: ADC_IN13, CLAIN13
PA11	21	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP_OUT, EVENTOUT, SPI1_IO2 ⁽⁵⁾ , I2C0_SMBA, I2C1_SCL, CLA3OUT Additional: ADC_IN14, CLAIN14
PA12	22	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 ⁽⁵⁾ , I2C0_TXFRAME, I2C1_SDA Additional: ADC_IN15, CLAIN15
PA13	23	I/O	5VT	Default: PA13/SWDIO Alternate: SWDIO, IFRP_OUT, SPI1_MISO ⁽⁵⁾
PA14	24	I/O	5VT	Default: PA14/SWCLK Alternate: USART0_TX ⁽⁴⁾ , USART1_TX, SWCLK, SPI1_MOSI ⁽⁵⁾
PA15	25	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽⁴⁾ , USART1_RX, SPI1_NSS ⁽⁵⁾ , EVENTOUT,

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER1_CH0_ETI, CLA3OUT Additional: ADC_IN4, CLAIN0
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, I2S0_CK, EVENTOUT, TIMER1_CH1, I2C1_SCL, CLA0OUT Additional: ADC_IN5, CLAIN1
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, EVENTOUT, I2C0_TXFRAME, TIMER16_BRKIN, I2C1_SDA, CLA1OUT Additional: ADC_IN6, CLAIN2
PB5	28	I/O		Default: PB5 Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1, CLA2OUT Additional: WKUP5, ADC_IN7, CLAIN3
PB6	29	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, I2C1_SCL Additional: CLAIN4
PB7	30	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, I2C1_SDA Additional: CLAIN5
BOOT0/ PB9 ⁽³⁾	31	I/O		Default: BOOT0 Alternate: IFRP_OUT, I2C0_SDA, TIMER16_CH0, EVENTOUT, I2S0_MCK, SPI1_NSS Additional: PB9, CLAIN7
PB8	32	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, TIMER15_CH0, CLA3OUT Additional: CLAIN6

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) When power reset, this pin must be used as BOOT0. When system reset and PIN_RSTMD bit in SYSCFG_CFG2 is set to 0, this pin must be used as BOOT0. At other times, this pin can be used as BOOT0 or PB9 according to BOOT0_PB9_RMP bit in SYSCFG_CFG0. Specially, when PIN_RSTMD bit and BOOT0_PB9_RMP bit are both set, the boot0 function is tied to 0 by hardware after system reset. In this case, the system will boot from main flash without regard to the input value from the BOOT0 pin.
- (4) Functions are available on GD32E232K4 devices only.
- (5) Functions are available on GD32E230K8 devices only.

2.6.2 GD32E232Ex QFN24 pin definitions

Table 2-4. GD32E232Ex QFN24 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PF1-OSCOUT	1	I/O	5VT	Default: PF1 Alternate: I2C0_SCL Additional: OSCOUT,CLAIN17
NRST	2	I/O		Default: NRST
V _{SS}	3	P		Default: V _{SS}
V _{REF}	4	P		Default: V _{REF}
V _{DDA}	5	P		Default: V _{DDA}
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS ⁽⁴⁾ , USART1_CTS, CMP_OUT, I2C1_SCL, TIMER1_CH0_ETI Additional: ADC_IN0, CMP_IM6, RTC_TAMP1, WKUP0, CLAIN18
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS ⁽⁴⁾ , USART1_RTS, I2C1_SDA, EVENTOUT, TIMER14_CH0_ON ⁽⁶⁾ , TIMER1_CH1 Additional: ADC_IN1, CMP_IP, CLAIN19
PA2	8	I/O		Default: PA2 Alternate: USART0_TX ⁽⁴⁾ , USART1_TX, TIMER14_CH0 ⁽⁶⁾ , TIMER1_CH2, CLA0OUT Additional: ADC_IN2, CMP_IM7
PA3	9	I/O		Default: PA3 Alternate: USART0_RX ⁽⁴⁾ , USART1_RX, TIMER14_CH1 ⁽⁶⁾ , TIMER1_CH3 Additional: ADC_IN3
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽⁴⁾ , USART1_CK, TIMER13_CH0, I2C1_SCL, SPI1_NSS ⁽⁵⁾ Additional: CMP_IM4, DAC0_OUT0
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH0_ETI, I2C1_SDA Additional: CMP_IM5, DAC0_OUT1
PA6	12	I/O		Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, EVENTOUT, CMP_OUT Additional: DAC1_OUT0
PA7	13	I/O		Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT, CLA1OUT Additional: DAC1_OUT1

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB1	14	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9, CLAIN9
V _{SS}	15	P		Default: V _{SS}
V _{DD}	16	P		Default: V _{DD}
PA9	17	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN ⁽⁵⁾ , I2C0_SCL, CK_OUT Additional: ADC_IN12, CLAIN12
PA10	18	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, I2C0_SDA, CLA2OUT Additional: ADC_IN13, CLAIN13
PA13	19	I/O	5VT	Default: PA13/SWDIO Alternate: SWDIO, IFRP_OUT, SPI1_MISO ⁽⁵⁾
PA14	20	I/O	5VT	Default: PA14/SWCLK Alternate: USART0_TX ⁽⁴⁾ , USART1_TX, SWCLK, SPI1_MOSI ⁽⁵⁾
PB3	21	I/O	5VT	Default: PB3 Alternate: SPI0_SCK, I2S0_CK, EVENTOUT, TIMER1_CH1, I2C1_SCL, CLA0OUT Additional: ADC_IN5, CLAIN1
PB4	22	I/O	5VT	Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, EVENTOUT, I2C0_TXFRAME, TIMER16_BRKIN, I2C1_SDA, CLA1OUT Additional: ADC_IN6, CLAIN2
BOOT0/ PB9 ⁽³⁾	23	I/O		Default: BOOT0 Alternate: IFRP_OUT, I2C0_SDA, TIMER16_CH0, EVENTOUT, I2S0_MCK, SPI1_NSS ⁽⁵⁾ Additional: PB9, CLAIN7
PF0-OSCIN	1	I/O	5VT	Default: PF0 Alternate: I2C0_SDA Additional: OSCIN, CLAIN16

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) When power reset, this pin must be used as BOOT0. When system reset and PIN_RSTMD bit in SYSCFG_CFG2 is set to 0, this pin must be used as BOOT0. At other times, this pin can be used as BOOT0 or PB9 according to BOOT0_PB9_RMP bit in SYSCFG_CFG0. Specially, when PIN_RSTMD bit and BOOT0_PB9_RMP bit are both set, the boot0 function is tied to 0 by hardware after system reset. In this case, the system will boot from main flash without regard to the input value from the BOOT0 pin.
- (4) Functions are available on GD32E232E4 devices only.

(5) Functions are available on GD32E230E8 devices only.

2.6.3 GD32E232xx pin alternate functions

Table 2-5. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0		USART0_CTS ⁽¹⁾ /USART1_CTS	TIMER1_CH0_ETI		I2C1_SCL			CMP_OUT
PA1	EVENTOUT	USART0_RTS ⁽¹⁾ /USART1_RTS	TIMER1_CH1		I2C1_SDA	TIMER14_CH0_ON ⁽²⁾		
PA2	TIMER14_CH0 ⁽²⁾	USART0_TX ⁽¹⁾ /USART1_TX	TIMER1_CH2	CLA0OUT				
PA3	TIMER14_CH1 ⁽²⁾	USART0_RX ⁽¹⁾ /USART1_RX	TIMER1_CH3					
PA4	SPI0_NSS/I2S0_WS	USART0_CK ⁽¹⁾ /USART1_CK			TIMER13_CH0		SPI1_NSS ⁽²⁾	I2C1_SCL
PA5	SPI0_SCK/I2S0_CK		TIMER1_CH0_ETI					I2C1_SDA
PA6	SPI0_MISO/I2S0_MCK	TIMER2_CH0	TIMER0_BRKIN			TIMER15_CH0	EVENTOUT	CMP_OUT
PA7	SPI0_MOSI/I2S0_SD	TIMER2_CH1	TIMER0_CH0_ON	CLA1OUT	TIMER13_CH0	TIMER16_CH0	EVENTOUT	
PA8	CK_OUT	USART0_CK	TIMER0_CH0	EVENTOUT	USART1_TX			
PA9	TIMER14_BRKIN ⁽²⁾	USART0_TX	TIMER0_CH1		I2C0_SCL	CK_OUT		
PA10	TIMER16_BRKIN	USART0_RX	TIMER0_CH2	CLA2OUT	I2C0_SDA			
PA11	EVENTOUT	USART0_CTS	TIMER0_CH3	CLA3OUT	I2C0_SMB_A	I2C1_SCL	SPI1_IO2 ⁽²⁾	CMP_OUT
PA12	EVENTOUT	USART0_RTS	TIMER0_ETI		I2C0_TXFRAME	I2C1_SDA	SPI1_IO3 ⁽²⁾	
PA13	SWDIO	IFRP_OUT					SPI1_MIS	

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
		T					O ⁽²⁾	
PA14	SWCLK	USART0_TX ⁽¹⁾ /USA RT1_TX					SPI1_MO SI ⁽²⁾	
PA15	SPI0_NSS /I2S0_WS	USART0_RX ⁽¹⁾ /USA RT1_RX	TIMER1_ CH0_ETI	EVENTOU T			SPI1_NSS ⁽²⁾	CLA3OUT

Table 2-6. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	EVENTOU T	TIMER2_C H2	TIMER0_C H1_ON	CLA1OUT	USART1_ RX			
PB1	TIMER13_ CH0	TIMER2_C H3	TIMER0_C H2_ON				SPI1_SCK ⁽²⁾	
PB2		TIMER2_E TI						
PB3	SPI0_SCK/ I2S0_CK	EVENTOU T	TIMER1_C H1	CLA0OUT				I2C1_SCL
PB4	SPI0_MIS O /I2S0_MCK	TIMER2_C H0	EVENTOU T	CLA1OUT	I2C0_TXF RAME		TIMER16_ BRKIN	I2C1_SDA
PB5	SPI0_MOS I/I2S0_SD	TIMER2_C H1	TIMER15_ BRKIN	I2C0_SMB A				CLA2OUT
PB6	USART0_T X	I2C0_SCL	TIMER15_ CH0_ON					I2C1_SCL
PB7	USART0_ RX	I2C0_SDA	TIMER16_ CH0_ON					I2C1_SDA
PB8		I2C0_SCL	TIMER15_ CH0	CLA3OUT				
PB9	IFRP_OUT	I2C0_SDA	TIMER16_ CH0	EVENTOU T		I2S0_MCK		SPI1_NSS ⁽²⁾

Table 2-7. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0		I2C0_SDA						
PF1		I2C0_SCL						

Notes:

- (1) Functions are available on GD32E232x4 devices only.
(2) Functions are available on GD32E232x8 devices only.

3 Functional description

3.1 ARM® Cortex®-M23 core

The Cortex-M23 processor is an energy-efficient processor with a very low gate count. It is intended to be used for microcontroller and deeply embedded applications that require an area-optimized processor. The processor is highly configurable enabling a wide range of implementations from those requiring memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M23 processor core

- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Ultra-low power, energy-efficient operation
- Excellent code density
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M23 processor is based on the ARMv8-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M23:

- Internal Bus Matrix connected with AHB master, Serial Wire Debug Port and Single-cycle IO port
- Nested Vectored Interrupt Controller (NVIC)
- Breakpoint Unit(BPU)
- Data Watchpoint and Trace (DWT)
- Serial Wire Debug Port

3.2 Embedded memory

- Up to 64 Kbytes of flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

64 Kbytes of inner flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with 0~2 wait states. [Table 2-2. GD32E232xx memory map](#) shows the memory map of the GD32E232xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator

- Internal 28 MHz RC oscillator
- Internal 40 kHz RC calibrated oscillator
- Integrated system clock PLL
- 1.8 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 72 MHz/72 MHz/72 MHz. See [Figure 2-4. GD32E232xx clock tree](#) for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.71 V and down to 1.67V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.8 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} range: 1.8 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the flash memory by using I2C0 (PB6 and PB7 for GD32E232Kx or PA9 and PA10 for GD32E232Ex).

3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

- **Deep-sleep mode**

In deep-sleep mode, all clocks in the 1.2 V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the up to 16 external lines, the RTC alarm, RTC tamper, CMP output, LVD output and USART wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

- **Standby mode**

In standby mode, the whole 1.2 V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Support references from internal 2.5 V precision reference or external V_{REF} pin.
- Input voltage range: 0 to V_{REF}
- Temperature sensor

One 12-bit 2 MSPS multi-channel ADC is integrated in the device. It has a total of 18 multiplexed channels: up to 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}) and 1 channel for internal reference voltage (V_{REFINT}). The input voltage range is between 0 and V_{REF} . An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced timer (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 Digital to analog converter (DAC)

- Two 12-bit DACs with four independent output channels

- 8-bit or 12-bit mode in conjunction with the DMA controller
- DACs output can be configured to retention when system reset
- Support references from internal 2.5 V precision reference or external V_{REF} pin.

The 12-bit buffered DAC is used to generate variable analog outputs. The DAC channels can be triggered by the timer or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is V_{REF} .

3.8 DMA

- 7 channels DMA controller
- Peripherals supported: Timers, ADC, DACs, SPIs, I2Cs, USARTs and I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9 General-purpose inputs/outputs (GPIOs)

- Up to 28 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable
- GPIO state retention when system reset

There are up to 28 general purpose I/O pins (GPIO) in GD32E232xx, named PA0 ~ PA15 and PB0 ~ PB9, PF0 ~ PF1 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull open-drain or analog), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10 Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1), up to five 16-

bit general timers (TIMER2, TIMER13 ~ TIMER16), and two 16-bit basic timer (TIMER5, TIMER6)

- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center- aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMEx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload up counter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 &TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32E232xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability

- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11 Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, second, minute, hour, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.954 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.12 Inter-integrated circuit (I2C)

- Two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Support 7-bit and 10-bit addressing mode and general call addressing mode
- Support SAM_V mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 kHz in standard mode, up to 400 kHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13 Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

- Separate transmit and receive 32-bit FIFO with DMA capability (only in SPI1)
- Data frame size can be 4 to 16 bits (only in SPI1)
- Quad-SPI configuration available in master mode (only in SPI1)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Specially, SPI1 has separate transmit and receive 32-bit FIFO with DMA capability and its data frame size can be 4 to 16 bits. Quad-SPI master mode is also supported in SPI1.

3.14 Universal synchronous asynchronous receiver transmitter (USART)

- Two USARTs with operating frequency up to 4.5 Mbits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15 Inter-IC sound (I2S)

- One I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI0
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32E232xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI0. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.

3.16 Comparators (CMP)

- One fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal or external I/O)

One comparator (CMP) is implemented within the devices. It can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC_IN17 input channel of the ADC.

3.17 Configurable logic array (CLA)

- Four independent CLA units, with two input multiplexers, supporting 16 input signals, including external pins, timer channels, ADC, and CLA asynchronous outputs
- A Look-up table(LUT) providing 256 programmable digital logic functions is implemented in each CLA units
- Programmable asynchronous and synchronous output
- CLA output can be configured to synchronize with external pins and timers
- Four CLA units can be combined and support complicated logic operations

The configurable logic array provides 256 programmable digital logic operations for external pins, ADC and timers without intervention from the CPU. Four independent CLA units are implemented in this module. Each CLA unit supports configurable asynchronous and synchronous output for GPIO pins.

3.18 Debug mode

- Serial wire debug port

Debug capabilities can be accessed by a debug tool via Serial Wire (SW - Debug Port).

3.19 Package and operation temperature

- QFN32 (GD32E232KxQ7) and QFN24 (GD32E232ExU7).
- Operation temperature range: -40°C to +105°C (industrial level)

4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings^{(1) (4)}

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	$V_{SS} - 0.3$	$V_{SS} + 3.6$	V
V_{DDA}	External analog supply voltage	$V_{SSA} - 0.3$	$V_{SSA} + 3.6$	V
V_{IN}	Input voltage on 5V tolerant pin ⁽³⁾	$V_{SS} - 0.3$	$V_{DD} + 3.6$	V
	Input voltage on other I/O	$V_{SS} - 0.3$	3.6	V
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	—	50	mV
$ V_{SSx} - V_{SS} $	Variations between different ground pins	—	50	mV
I_{IO}	Maximum current for GPIO pin	—	± 25	mA
T_A	Operating temperature range	-40	+105	°C
P_D	Power dissipation at $T_A = 105^\circ\text{C}$ of QFN32	—	470	mW
	Power dissipation at $T_A = 105^\circ\text{C}$ of QFN24	—	271	
T_{STG}	Storage temperature range	-65	+150	°C
T_J	Maximum junction temperature	—	125	°C

(1) Guaranteed by design, not tested in production.

(2) All main power and ground pins should be connected to an external power source within the allowable range.

(3) V_{IN} maximum value cannot exceed 6.5 V.


(4) It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.

4.2 Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	—	1.8	3.3	3.6	V
V_{DDA}	Analog supply voltage ADC not used	—	1.8	3.3	3.6	V
	Analog supply voltage ADC used		2.4	3.3	3.6	

(1) Based on characterization, not tested in production.

Figure 4-1. Recommended power supply decoupling capacitors^{(1) (2)}


- (1) When using precision internal reference voltage, and a bypass capacitor about 0.1 μF (or 1 μF and 10 nF connected in parallel, which is recommended) to ground is required.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK1}	AHB1 clock frequency	—	—	72	MHz
f _{HCLK2}	AHB2 clock frequency	—	—	72	MHz
f _{APB1}	APB1 clock frequency	—	—	72	MHz
f _{APB2}	APB2 clock frequency	—	—	72	MHz

Table 4-4. Operating conditions at Power up/ Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise time rate	—	0	∞	μs / V
	V _{DD} fall time rate		20	∞	

- (1) Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions^{(1) (2) (3)}

Symbol	Parameter	Conditions	Typ	Unit
t _{start-up}	Start-up time	Clock source from HXTAL	600	μs
		Clock source from IRC8M	64.8	

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.
- (3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics^{(1) (2)}

Symbol	Parameter	Typ	Unit
t _{Sleep}	Wakeup from Sleep mode	3.2	μs
t _{Deep-sleep}	Wakeup from Deep-sleep mode (LDO On)	16.3	
	Wakeup from Deep-sleep mode (LDO in low power mode)	16.3	
t _{Standby}	Wakeup from Standby mode	70.9	

- (1) Based on characterization, not tested in production.
(2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3\text{ V}$, IRC8M = System clock = 8 MHz.

4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾

Symbol	Parameter	Conditions	Typ ⁽¹⁾				Max	Unit
			T _A = 25°C	T _A = 85°C	T _A = 105°C	T _A = 25°C		
I _{DD} +I _{DDA}	Supply current (Run mode)	V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 72 MHz, All peripherals enabled	9.8	9.8	10.0	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 72 MHz, All peripherals disabled	5.9	6.1	6.2	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals enabled	7.1	7.2	7.3	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals disabled	4.5	4.6	4.7	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 36 MHz, All peripherals enabled	5.7	5.8	5.9	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 36 MHz, All peripherals disabled	3.8	3.9	4.0	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 24 MHz, All peripherals enabled	4.4	4.5	4.6	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 24 MHz, All peripherals disabled	3.1	3.2	3.3	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 16 MHz, All peripherals enabled	3.5	3.6	3.7	—	mA	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 16 MHz, All peripherals disabled	2.6	2.7	2.8	—	mA	

Symbol	Parameter	Conditions	Typ ⁽¹⁾			Max	Unit
			T _A =	T _A =	T _A =	T _A =	
			25°C	85°C	105°C	25°C	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 8 MHz, All peripherals enabled	2.4	2.5	2.6	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 8 MHz, All peripherals disabled	1.9	1.9	2.0	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, System clock = 4 MHz, All peripherals enabled	0.8	0.9	1.0	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, System clock = 4 MHz, All peripherals disabled	0.6	0.7	0.8	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz, System clock = 2 MHz, All peripherals enabled	0.6	0.7	0.8	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz, System clock = 2 MHz, All peripherals disabled	0.5	0.6	0.7	—	mA
	Supply current (Sleep mode)	V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 72 MHz, All peripherals enabled	8.3	8.4	8.5	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 72 MHz, All peripherals disabled	3.7	3.9	4.0	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 48 MHz, All peripherals enabled	6.1	6.2	6.3	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 48 MHz, All peripherals disabled	3.0	3.2	3.3	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 36 MHz, All peripherals enabled	4.9	5.0	5.1	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 36 MHz, All peripherals disabled	2.7	2.9	3.0	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 24 MHz, All peripherals enabled	3.9	4.0	4.1	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 24 MHz, All peripherals disabled	2.4	2.6	2.7	—	mA

Symbol	Parameter	Conditions	Typ ⁽¹⁾			Max	Unit
			T _A = 25°C	T _A = 85°C	T _A = 105°C	T _A = 25°C	
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 16 MHz, All peripherals enabled	3.1	3.2	3.3	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 16 MHz, All peripherals disabled	2.1	2.3	2.4	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 8 MHz, All peripherals enabled	2.2	2.3	2.4	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, CPU clock off, System clock = 8 MHz, All peripherals disabled	1.7	1.9	2.0	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, CPU clock off, System clock = 4 MHz, All peripherals enabled	0.7	0.8	0.9	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 4 MHz, CPU clock off, System clock = 4 MHz, All peripherals disabled	0.5	0.6	0.7	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz, CPU clock off, System clock = 2 MHz, All peripherals enabled	0.5	0.6	0.7	—	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 2 MHz, CPU clock off, System clock = 2 MHz, All peripherals disabled	0.4	0.5	0.6	—	mA
	Supply current (Deep-sleep mode)	V _{DD} = V _{DDA} = 3.3 V, LDO in normal power and normal driver mode, IRC40K off, RTC off, All GPIOs analog mode	25.2	55.1	155.2	110	μA
		V _{DD} = V _{DDA} = 3.3 V, LDO in normal power and low driver mode, IRC40K off, RTC off, All GPIOs analog mode	11.4	38.5	130.7	110	μA
	Supply current (Standby mode)	V _{DD} = V _{DDA} = 3.3 V, IRC40K on, RTC on, V _{DDA} Monitor on	3.9	4.2	6.9	11	μA
		V _{DD} = V _{DDA} = 3.3 V, IRC40K on, RTC off, V _{DDA} Monitor on	3.7	4.0	6.7	11	μA
		V _{DD} = V _{DDA} = 3.3 V, IRC40K off, RTC off, V _{DDA} Monitor on	3.1	3.5	6.2	11	μA
		V _{DD} = V _{DDA} = 3.3 V, IRC40K off, RTC off, V _{DDA} Monitor off	1.5	1.8	4.5	11	μA

(1) Based on characterization, not tested in production.

(2) Unless otherwise specified, all values given for T_A condition and test result is mean value.

(3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.

(4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed,

- using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.

Figure 4-2. Typical supply current consumption in Run mode (All peripherals enabled)




Figure 4-3. Typical supply current consumption in Run mode (All peripherals disabled)




Figure 4-4. Typical supply current consumption in Sleep mode (All peripherals enabled)





Figure 4-5. Typical supply current consumption in Sleep mode (All peripherals disabled)



4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in [Table 4-8. EMS characteristics](#), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics⁽¹⁾

Symbol	Parameter	Conditions	Level/Class
V _{ESD}	Voltage applied to all device pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = 25 °C, QFN32, f _{HCLK} = 72 MHz conforms to IEC 61000-4-2	3A
V _{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V _{DD} and V _{SS} pins	V _{DD} = 3.3 V, T _A = 25 °C, QFN32, f _{HCLK} = 72 MHz conforms to IEC 61000-4-4	4A

(1) Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the [Table 4-9. EMI characteristics](#). The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3 standard which specifies the test board and the pin loading.

Table 4-9. EMI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [f _{HXTAL} /f _{HCLK}]	Unit
				8/72 MHz	
S _{EMI}	Peak level	V _{DD} = 3.6 V, T _A = +23 °C, QFN32, f _{HCLK} = 72 MHz, conforms to SAE J1752-3	0.15 to 30 MHz	-2.36	dBμV
			30 to 130 MHz	7.27	
			130 MHz to 1 GHz	13.56	

(1) Based on characterization, not tested in production.

4.5 Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{LVD}^{(1)}$	Low Voltage Detector Threshold	LVDT[2:0] = 000, rising edge	—	2.18	—	V
		LVDT[2:0] = 000, falling edge	—	2.07	—	V
		LVDT[2:0] = 001, rising edge	—	2.32	—	V
		LVDT[2:0] = 001, falling edge	—	2.21	—	V
		LVDT[2:0] = 010, rising edge	—	2.47	—	V
		LVDT[2:0] = 010, falling edge	—	2.35	—	V
		LVDT[2:0] = 011, rising edge	—	2.61	—	V
		LVDT[2:0] = 011, falling edge	—	2.50	—	V
		LVDT[2:0] = 100, rising edge	—	2.75	—	V
		LVDT[2:0] = 100, falling edge	—	2.64	—	V
		LVDT[2:0] = 101, rising edge	—	2.89	—	V
		LVDT[2:0] = 101, falling edge	—	2.78	—	V
		LVDT[2:0] = 110, rising edge	—	3.03	—	V
		LVDT[2:0] = 110, falling edge	—	2.93	—	V
		LVDT[2:0] = 111, rising edge	—	3.18	—	V
LVDT[2:0] = 111, falling edge	—	3.07	—	V		
$V_{LVDhyst}^{(2)}$	LVD hysteresis	—	—	100	—	mV
$V_{POR}^{(1)}$	Power on reset threshold	—	—	1.71	—	V
$V_{PDR}^{(1)}$	Power down reset threshold		—	1.66	—	V
$V_{PDRhyst}^{(2)}$	PDR hysteresis		—	40	—	mV
$t_{RSTTEMPO}^{(2)}$	Reset temporization		—	2	—	ms

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = 25\text{ }^\circ\text{C}$; JESD22-A114	—	—	6000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = 25\text{ }^\circ\text{C}$; JESD22-C101	—	—	2000	V

(1) Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LU	I-test	$T_A = 25\text{ }^\circ\text{C}$; JESD78	—	—	± 200	mA
	V_{supply} over voltage		—	—	5.4	V

(1) Based on characterization, not tested in production.

4.7 External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HXTAL}^{(1)}$	Crystal or ceramic frequency	$V_{DD} = 3.3\text{ V}$	4	8	32	MHz
$R_F^{(2)}$	Feedback resistor	$V_{DD} = 3.3\text{ V}$	—	400	—	k Ω
$C_{HXTAL}^{(2)(3)}$	Recommended matching capacitance on OSCIN and OSCOUT	—	—	20	30	pF
$D_{ucy(HXTAL)}^{(2)}$	Crystal or ceramic duty cycle	—	30	50	70	%
$g_m^{(2)}$	Oscillator transconductance	Startup	—	25	—	mA/V
$I_{DD(HXTAL)}^{(1)}$	Crystal or ceramic operating current	$V_{DD} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$	—	1.0	—	mA
$t_{SUHXTAL}^{(1)}$	Crystal or ceramic startup time	$V_{DD} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$	—	1.8	—	ms

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) $C_{HXTAL1} = C_{HXTAL2} = 2 \times (C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.

Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HXTAL_ext}^{(1)}$	External clock source or oscillator frequency	$V_{DD} = 3.3\text{ V}$	1	8	50	MHz
$V_{HXTALH}^{(2)}$	OSCIN input pin high level voltage	$V_{DD} = 3.3\text{ V}$	$0.7 V_{DD}$	—	V_{DD}	V
$V_{HXTALL}^{(2)}$	OSCIN input pin low level voltage		V_{SS}	—	$0.3 V_{DD}$	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{H/L(HXTAL)}^{(2)}$	OSCIN high or low time	—	5	—	—	ns
$t_{R/F(HXTAL)}^{(2)}$	OSCIN rise or fall time	—	—	—	10	
$C_{IN}^{(2)}$	OSCIN input capacitance	—	—	5	—	pF
$Ducy_{(HXTAL)}^{(2)}$	Duty cycle	—	30	50	70	%

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

4.8 Internal clock characteristics

Table 4-15. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	$V_{DD} = V_{DDA} = 3.3 V$	—	8	—	MHz
ACC_{IRC8M}	IRC8M oscillator Frequency accuracy, Factory-trimmed	$2.7 V \leq V_{DD} = V_{DDA} \leq 3.6 V,$ $T_A = -40^\circ C \sim +105^\circ C$	-2.0	—	+2.0	%
		$V_{DD} = V_{DDA} = 3.3 V,$ $T_A = 25^\circ C$	-1.0	—	+1.0	%
	IRC8M oscillator Frequency accuracy, User trimming step ⁽¹⁾	—	—	0.5	—	%
$Ducy_{IRC8M}^{(2)}$	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 V$	45	50	55	%
$I_{DDAIRC8M}^{(1)}$	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 V,$ $f_{IRC8M} = 8 MHz$	—	55	—	μA
$t_{SUIRC8M}^{(1)}$	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 V,$ $f_{IRC8M} = 8 MHz$	—	1.5	—	μs

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-16. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{IRC40K}^{(1)}$	Low Speed Internal oscillator (IRC40K) frequency	$V_{DD} = V_{DDA} = 3.3 V,$ $T_A = -40^\circ C \sim +105^\circ C$	30	40	60	kHz
$I_{DDAIRC40K}^{(2)}$	IRC40K oscillator operating current	$V_{DD} = V_{DDA} = 3.3 V,$ $T_A = 25^\circ C$	—	0.56	—	μA
$t_{SUIRC40K}^{(2)}$	IRC40K oscillator startup time	$V_{DD} = V_{DDA} = 3.3 V,$ $T_A = 25^\circ C$	—	33	—	μs

(1) Guaranteed by design, not tested in production.

(2) Based on characterization, not tested in production.

Table 4-17. High speed internal clock (IRC28M) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{IRC28M}	High Speed Internal	$V_{DD} = V_{DDA} = 3.3 V$	—	28	—	MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	Oscillator (IRC28M) frequency					
ACC _{IRC28M}	IRC28M oscillator Frequency accuracy, Factory-trimmed	$2.7\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$, $T_A = -40\text{ }^\circ\text{C} \sim +105\text{ }^\circ\text{C}$	-4.0	—	+4.0	%
		$V_{DD} = V_{DDA} = 3.3\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$	-1.5	—	+1.5	%
	IRC28M oscillator Frequency accuracy, User trimming step ⁽¹⁾	—	—	0.5	—	%
D _{IRC28M} ⁽²⁾	IRC28M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3\text{ V}$	45	50	55	%
I _{DDAIRC28M} ⁽¹⁾	IRC28M oscillator operating current	$V_{DD} = V_{DDA} = 3.3\text{ V}$, $f_{IRC28M} = 28\text{ MHz}$	—	140	—	μA
t _{SUIRC28M} ⁽¹⁾	IRC28M oscillator startup time	$V_{DD} = V_{DDA} = 3.3\text{ V}$, $f_{IRC28M} = 28\text{ MHz}$	—	1.5	—	μs

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

4.9 PLL characteristics

Table 4-18. PLL characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	—	1	—	25	MHz
f _{PLLOUT} ⁽²⁾	PLL output clock frequency	—	16	—	72	MHz
f _{VCO} ⁽²⁾	PLL VCO output clock frequency	—	—	—	72	MHz
t _{LOCK} ⁽²⁾	PLL lock time	—	—	—	300	μs
I _{DD} ⁽²⁾	Current consumption on V _{DD}	VCO freq = 72 MHz	—	130	—	μA
I _{DDA} ⁽¹⁾	Current consumption on V _{DDA}	VCO freq = 72 MHz	—	260	—	μA
Jitter _{PLL} ⁽³⁾	Cycle to cycle Jitter (rms)	System clock	—	50	—	ps
	Cycle to cycle Jitter (peak to peak)		—	500	—	

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

(3) Value given with main PLL running.

4.10 Memory characteristics

Table 4-19. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PE _{CYC} ⁽¹⁾	Number of guaranteed program /erase cycles before failure(Endurance)	T _A = -40 °C ~ +85 °C	100	—	—	kcycles
t _{RET} ⁽¹⁾	Data retention time	10k cycles at T _A = 85 °C	10	—	—	years
t _{PROG} ⁽²⁾	Double word programming time	T _A = -40 °C ~ +105 °C	37	—	44	μs
t _{ERASE} ⁽²⁾	Page erase time	T _A = -40 °C ~ +105 °C	3.2	—	4	ms
t _{MERASE} ⁽²⁾	Mass erase time	T _A = -40 °C ~ +105 °C	8	—	10	ms

(1) Based on characterization, not tested in production.


(2) Guaranteed by design, not tested in production.

4.11 NRST pin characteristics

Table 4-20. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL(NRST)}	NRST Input low level voltage	V _{DD} = V _{DDA} = 2.5 V	-0.5	—	0.35 V _{DD}	V
V _{IH(NRST)}	NRST Input high level voltage		0.65 V _{DD}	—	V _{DD} + 0.5	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		—	190	—	mV
V _{IL(NRST)}	NRST Input low level voltage	V _{DD} = V _{DDA} = 3.3 V	-0.5	—	0.35 V _{DD}	V
V _{IH(NRST)}	NRST Input high level voltage		0.65 V _{DD}	—	V _{DD} + 0.5	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		—	210	—	mV
V _{IL(NRST)}	NRST Input low level voltage	V _{DD} = V _{DDA} = 3.6 V	-0.5	—	0.35 V _{DD}	V
V _{IH(NRST)}	NRST Input high level voltage		0.65 V _{DD}	—	V _{DD} + 0.5	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		—	230	—	mV
R _{pu} ⁽¹⁾	Pull-up equivalent resistor	—	—	40	—	kΩ

(1) Guaranteed by design, not tested in production.

Figure 4-6. Recommended external NRST pin circuit


4.12 GPIO characteristics

Table 4-21. I/O port DC characteristics in $T_A = -40\text{ }^\circ\text{C}$

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{IL}^{(1)}$	Standard IO Low level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	—	—	$0.35 V_{DD}$	V
			IO_Speed = 10 MHz	—	—	$0.35 V_{DD}$	
			IO_Speed = 50 MHz	—	—	$0.3 V_{DD}$	
	5V-tolerant IO Low level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	—	—	$0.35 V_{DD}$	V
			IO_Speed = 10 MHz	—	—	$0.35 V_{DD}$	
			IO_Speed = 50 MHz	—	—	$0.3 V_{DD}$	
$V_{IH}^{(1)}$	Standard IO High level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	$0.65 V_{DD}$	—	—	V
			IO_Speed = 10 MHz	$0.65 V_{DD}$	—	—	
			IO_Speed = 50 MHz	$0.7 V_{DD}$	—	—	
	5V-tolerant IO High level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	$0.65 V_{DD}$	—	—	V
			IO_Speed = 10 MHz	$0.65 V_{DD}$	—	—	
			IO_Speed = 50 MHz	$0.7 V_{DD}$	—	—	

Symbol	Parameter	Conditions		Min	Typ	Max	Unit	
			MHz	V _{DD}				
V _{OL}	Low level output voltage for an IO Pin	V _{DD} = 1.8 V	IO_Speed = 50 MHz ⁽¹⁾	I _{IO} = +8 mA	—	—	0.5	V
				I _{IO} = +20 mA	—	—	1.0	
		V _{DD} = 2.5 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	—	—	0.6	
				I _{IO} = +3 mA	—	—	0.8	
			IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	—	—	0.6	
				I _{IO} = +16 mA	—	—	1.1	
			IO_Speed = 50 MHz	I _{IO} = +8 mA	—	—	0.4	
				I _{IO} = +20 mA ⁽¹⁾	—	—	0.7	
		V _{DD} = 3.3 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	—	—	0.5	
				I _{IO} = +3 mA	—	—	0.7	
			IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	—	—	0.6	
				I _{IO} = +16 mA	—	—	0.9	
IO_Speed = 50 MHz	I _{IO} = +8 mA		—	—	0.4			
	I _{IO} = +20 mA ⁽¹⁾		—	—	0.7			
V _{DD} = 3.6 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	—	—	0.5			
		I _{IO} = +3 mA	—	—	0.7			
	IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	—	—	0.6			
		I _{IO} = +16 mA	—	—	0.9			
	IO_Speed = 50 MHz	I _{IO} = +8 mA	—	—	0.4			
		I _{IO} = +20 mA ⁽¹⁾	—	—	0.7			
V _{OH}	High level output voltage for an IO Pin	V _{DD} = 1.8 V	IO_Speed = 50 MHz ⁽¹⁾	I _{IO} = +8 mA	1.3	—	—	V
				I _{IO} = +20 mA	1.1	—	—	
		V _{DD} = 2.5 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	1.8	—	—	
				I _{IO} = +3 mA	1.5	—	—	
			IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	1.8	—	—	
				I _{IO} = +16 mA	1.0	—	—	
		V _{DD} = 3.3 V	IO_Speed = 50 MHz	I _{IO} = +8 mA	2.1	—	—	
				I _{IO} = +20 mA ⁽¹⁾	1.7	—	—	
			IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	2.7	—	—	
				I _{IO} = +3 mA	2.5	—	—	
		V _{DD} = 3.6 V	IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	2.7	—	—	
				I _{IO} = +16 mA	2.2	—	—	
IO_Speed = 50 MHz	I _{IO} = +8 mA		2.9	—	—			
	I _{IO} = +20 mA ⁽¹⁾		2.6	—	—			
V _{DD} = 3.6 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	3.0	—	—			
		I _{IO} = +3 mA	2.8	—	—			
	IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	3.0	—	—			
		I _{IO} = +16 mA	2.5	—	—			
IO_Speed = 50 MHz	I _{IO} = +8 mA	3.2	—	—				
	I _{IO} = +20 mA ⁽¹⁾	2.9	—	—				

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{PU}^{(2)}$	Internal pull-up resistor	—	—	40	—	$k\Omega$
$R_{PD}^{(2)}$	Internal pull-down resistor	—	—	40	—	$k\Omega$

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production

Table 4-22. I/O port DC characteristics in $T_A = 25\text{ }^\circ\text{C}$

Symbol	Parameter	Conditions		Min	Typ	Max	Unit	
$V_{IL}^{(1)}$	Standard IO Low level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	—	—	$0.35 V_{DD}$	V	
			IO_Speed = 10 MHz	—	—	$0.35 V_{DD}$		
			IO_Speed = 50 MHz	—	—	$0.3 V_{DD}$		
	5V-tolerant IO Low level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	—	—	$0.35 V_{DD}$	V	
			IO_Speed = 10 MHz	—	—	$0.35 V_{DD}$		
			IO_Speed = 50 MHz	—	—	$0.3 V_{DD}$		
$V_{IH}^{(1)}$	Standard IO High level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	$0.65 V_{DD}$	—	—	V	
			IO_Speed = 10 MHz	$0.65 V_{DD}$	—	—		
			IO_Speed = 50 MHz	$0.7 V_{DD}$	—	—		
	5V-tolerant IO High level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$	IO_Speed = 2 MHz	$0.65 V_{DD}$	—	—	V	
			IO_Speed = 10 MHz	$0.65 V_{DD}$	—	—		
			IO_Speed = 50 MHz	$0.7 V_{DD}$	—	—		
V_{OL}	Low level output voltage for an IO Pin	$V_{DD} = 1.8\text{ V}$	IO_Speed = 50 MHz ⁽¹⁾	$I_{IO} = +8\text{ mA}$	—	—	0.5	V
				$I_{IO} = +20\text{ mA}$	—	—	0.9	
		$V_{DD} = 2.5\text{ V}$	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2\text{ mA}$	—	—	0.7	
				$I_{IO} = +3\text{ mA}$	—	—	0.9	
			IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8\text{ mA}$	—	—	0.7	
				$I_{IO} = +16\text{ mA}$	—	—	1.5	
			IO_Speed = 50 MHz	$I_{IO} = +8\text{ mA}$	—	—	0.4	
				$I_{IO} = +20\text{ mA}^{(1)}$	—	—	0.7	
		$V_{DD} = 3.3\text{ V}$	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2\text{ mA}$	—	—	0.6	
				$I_{IO} = +3\text{ mA}$	—	—	0.8	

Symbol	Parameter	Conditions		Min	Typ	Max	Unit				
		$V_{DD} = 3.6$ V	IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8$ mA	—	—	0.6	V			
				$I_{IO} = +16$ mA	—	—	1.0				
			IO_Speed = 50 MHz	$I_{IO} = +8$ mA	—	—	0.4				
				$I_{IO} = +20$ mA ⁽¹⁾	—	—	0.6				
			IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2$ mA	—	—	0.6				
				$I_{IO} = +3$ mA	—	—	0.8				
		$V_{DD} = 3.6$ V	IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8$ mA	—	—	0.6				
				$I_{IO} = +16$ mA	—	—	1.0				
			IO_Speed = 50 MHz	$I_{IO} = +8$ mA	—	—	0.4				
				$I_{IO} = +20$ mA ⁽¹⁾	—	—	0.6				
			V_{OH}	High level output voltage for an IO Pin	$V_{DD} = 1.8$ V	IO_Speed = 50 MHz ⁽¹⁾	$I_{IO} = +8$ mA		1.2	—	—
							$I_{IO} = +20$ mA		1.0	—	—
$V_{DD} = 2.5$ V	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2$ mA			1.7	—	—				
		$I_{IO} = +3$ mA			1.3	—	—				
	IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8$ mA			1.7	—	—				
		$I_{IO} = +12$ mA			1.4	—	—				
IO_Speed = 50 MHz	$I_{IO} = +8$ mA	2.0			—	—					
	$I_{IO} = +20$ mA ⁽¹⁾	1.6			—	—					
	$V_{DD} = 3.3$ V	IO_Speed = 2 MHz ⁽¹⁾			$I_{IO} = +2$ mA	2.6	—	—			
					$I_{IO} = +3$ mA	2.4	—	—			
IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8$ mA	2.6			—	—					
	$I_{IO} = +16$ mA	2.0			—	—					
IO_Speed = 50 MHz	$I_{IO} = +8$ mA	2.8	—	—							
	$I_{IO} = +20$ mA ⁽¹⁾	2.5	—	—							
	$V_{DD} = 3.6$ V	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2$ mA	2.9	—	—					
			$I_{IO} = +3$ mA	2.7	—	—					
IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8$ mA	2.9	—	—							
	$I_{IO} = +16$ mA	2.4	—	—							
IO_Speed = 50 MHz	$I_{IO} = +8$ mA	3.2	—	—							
	$I_{IO} = +20$ mA ⁽¹⁾	2.8	—	—							
$R_{PU}^{(2)}$	Internal pull-up resistor	—		—	40	—	k Ω				
$R_{PD}^{(2)}$	Internal pull-down resistor	—		—	40	—	k Ω				

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-23. I/O port DC characteristics in $T_A = 105$ °C

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{IL}^{(1)}$	Standard IO Low level input voltage	1.8 V $\leq V_{DD} = V_{DDA} \leq$ 3.6 V	IO_Speed = 2 MHz	—	—	0.35 V_{DD}	V
			IO_Speed = 10	—	—	0.35	

Symbol	Parameter	Conditions		Min	Typ	Max	Unit	
	5V-tolerant IO Low level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$		MHz		V_{DD}	V	
				IO_Speed = 50 MHz	—	—		0.3 V_{DD}
				IO_Speed = 2 MHz	—	—		0.35 V_{DD}
				IO_Speed = 10 MHz	—	—		0.35 V_{DD}
				IO_Speed = 50 MHz	—	—		0.3 V_{DD}
				IO_Speed = 2 MHz	0.65 V_{DD}	—		—
$V_{IH}^{(1)}$	Standard IO High level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$		IO_Speed = 10 MHz	0.65 V_{DD}	—	—	
				IO_Speed = 50 MHz	0.7 V_{DD}	—	—	
				IO_Speed = 2 MHz	0.65 V_{DD}	—	—	
	5V-tolerant IO High level input voltage	$1.8\text{ V} \leq V_{DD} = V_{DDA} \leq 3.6\text{ V}$		IO_Speed = 10 MHz	0.65 V_{DD}	—	—	
				IO_Speed = 50 MHz	0.7 V_{DD}	—	—	
				IO_Speed = 2 MHz	0.65 V_{DD}	—	—	
V_{OL}	Low level output voltage for an IO Pin	$V_{DD} = 1.8\text{ V}$	IO_Speed = 50 MHz ⁽¹⁾	$I_{IO} = +8\text{ mA}$	—	—	0.5	
				$I_{IO} = +20\text{ mA}$	—	—	1.0	
		$V_{DD} = 2.5\text{ V}$	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2\text{ mA}$	—	—	0.8	
				$I_{IO} = +3\text{ mA}$	—	—	1.3	
			IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8\text{ mA}$	—	—	0.9	
				$I_{IO} = +12\text{ mA}$	—	—	1.5	
			IO_Speed = 50 MHz	$I_{IO} = +8\text{ mA}$	—	—	0.4	
				$I_{IO} = +20\text{ mA}^{(1)}$	—	—	0.7	
		$V_{DD} = 3.3\text{ V}$	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2\text{ mA}$	—	—	0.7	
				$I_{IO} = +3\text{ mA}$	—	—	1.0	
			IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8\text{ mA}$	—	—	0.7	
				$I_{IO} = +16\text{ mA}$	—	—	1.4	
			IO_Speed = 50 MHz	$I_{IO} = +8\text{ mA}$	—	—	0.4	
				$I_{IO} = +20\text{ mA}^{(1)}$	—	—	0.6	
		$V_{DD} = 3.6\text{ V}$	IO_Speed = 2 MHz ⁽¹⁾	$I_{IO} = +2\text{ mA}$	—	—	0.7	
				$I_{IO} = +3\text{ mA}$	—	—	0.9	
			IO_Speed = 10 MHz ⁽¹⁾	$I_{IO} = +8\text{ mA}$	—	—	0.7	
				$I_{IO} = +16\text{ mA}$	—	—	1.3	
			IO_Speed = 50 MHz	$I_{IO} = +8\text{ mA}$	—	—	0.4	
				$I_{IO} = +20\text{ mA}^{(1)}$	—	—	0.6	

Symbol	Parameter	Conditions			Min	Typ	Max	Unit
V _{OH}	High level output voltage for an IO Pin	V _{DD} = 1.8 V	IO_Speed = 50 MHz ⁽¹⁾	I _{IO} = +8 mA	1.1	—	—	V
				I _{IO} = +20 mA	0.8	—	—	
		V _{DD} = 2.5 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	2.1	—	—	
				I _{IO} = +3 mA	2.0	—	—	
			IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	1.5	—	—	
				I _{IO} = +12 mA	0.8	—	—	
			IO_Speed = 50 MHz	I _{IO} = +8 mA	1.9	—	—	
				I _{IO} = +20 mA ⁽¹⁾	1.5	—	—	
		V _{DD} = 3.3 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	2.9	—	—	
				I _{IO} = +3 mA	2.9	—	—	
			IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	2.5	—	—	
				I _{IO} = +16 mA	1.7	—	—	
IO_Speed = 50 MHz	I _{IO} = +8 mA		2.8	—	—			
	I _{IO} = +20 mA ⁽¹⁾		2.3	—	—			
V _{DD} = 3.6 V	IO_Speed = 2 MHz ⁽¹⁾	I _{IO} = +2 mA	3.2	—	—			
		I _{IO} = +3 mA	3.2	—	—			
	IO_Speed = 10 MHz ⁽¹⁾	I _{IO} = +8 mA	2.8	—	—			
		I _{IO} = +16 mA	2.1	—	—			
	IO_Speed = 50 MHz	I _{IO} = +8 mA	3.1	—	—			
		I _{IO} = +20 mA ⁽¹⁾	2.7	—	—			
R _{PU} ⁽²⁾	Internal pull-up resistor	—			—	40	—	kΩ
R _{PD} ⁽²⁾	Internal pull-down resistor	—			—	40	—	kΩ

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Table 4-24. I/O port AC characteristics ⁽¹⁾⁽²⁾


GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
GPIOx_OSPD0->OSPDy[1:0] = X0 (IO_Speed = 2 MHz)	Maximum frequency ⁽⁴⁾	1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	4	MHz
		1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	3	
		1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	2	
GPIOx_OSPD0->OSPDy[1:0] = 01 (IO_Speed = 10 MHz)	Maximum frequency ⁽⁴⁾	1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	24	MHz
		1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	16	
		1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	14	
GPIOx_OSPD0->OSPDy[1:0] = 11 (IO_Speed = 50 MHz)	Maximum frequency ⁽⁴⁾	1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 10 pF	72	MHz
		1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 30 pF	72	
		1.8 ≤ V _{DD} ≤ 3.6 V, C _L = 50 pF	72	

(1) Based on characterization, not tested in production.

(2) Unless otherwise specified, all test results given for T_A = 25 °C.

(3) The I/O speed is configured using the GPIOx_OSPD0->OSPDy [1:0] bits. Refer to the GD32E232 user manual which is selected to set the GPIO port output speed.

(4) The maximum frequency is defined in *Figure 4-7*, and maximum frequency cannot exceed 72 MHz.

Figure 4-7. I/O port AC characteristics definition


4.13 ADC characteristics

Table 4-25. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	—	2.4	3.3	3.6	V
$V_{IN}^{(1)}$	ADC input voltage range	—	0	—	V_{REF}	V
$f_{ADC}^{(1)}$	ADC clock	—	0.1	—	28	MHz
$f_s^{(1)}$	Sampling rate	12-bit	0.007	—	2	MSPS
		10-bit	0.008	—	2.3	
		8-bit	0.01	—	2.8	
		6-bit	0.011	—	3.5	
$V_{AIN}^{(1)}$	Analog input voltage	up to 16 external; 2 internal	0	—	V_{REF}	V
$R_{AIN}^{(2)}$	External input impedance	See Equation 1	—	—	50.6	k Ω
$R_{ADC}^{(2)}$	Input sampling switch resistance	—	—	—	0.5	k Ω
$C_{ADC}^{(2)}$	Input sampling capacitance	No pin/ pad capacitance included	—	—	5.5	pF
$t_{CAL}^{(2)}$	Calibration time	$f_{ADC} = 28$ MHz	—	4.68	—	μ s
$t_s^{(2)}$	Sampling time	$f_{ADC} = 28$ MHz	0.05	—	8.55	μ s
$t_{CONV}^{(2)}$	Total conversion time(including sampling time)	12-bit	—	14	—	1/ f_{ADC}
		10-bit	—	12	—	
		8-bit	—	10	—	
		6-bit	—	8	—	
$t_{SU}^{(2)}$	Startup time	—	—	—	1	μ s

(1) Based on characterization, not tested in production.

(2) Guaranteed by design, not tested in production.

Equation 1: R_{AIN} max formula $R_{AIN} < \frac{T_s}{f_{ADC} * C_{ADC} * \ln(2^{N+2})} - R_{ADC}$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-26. ADC R_{AIN} max for $f_{ADC} = 28$ MHz⁽¹⁾

T_s (cycles)	t_s (μ s)	R_{AINmax} (k Ω)
1.5	0.05	0.5
7.5	0.27	4.5
13.5	0.48	8.5
28.5	1.02	18.6
41.5	1.48	27.3
55.5	1.98	36.6
71.5	2.55	47.3
239.5	8.55	50.6

(1) Based on characterization, not tested in production.

Table 4-27. ADC dynamic accuracy at $f_{ADC} = 14$ MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
ENOB	Effective number of bits	$f_{ADC} = 14$ MHz, $V_{DDA} = 3.3$ V, Input Frequency = 20 kHz, Temperature = 25 °C	—	10.5	—	bits
SNDR	Signal-to-noise and distortion ratio		—	65.0	—	dB
SNR	Signal-to-noise ratio		—	65.7	—	
THD	Total harmonic distortion		—	-74.0	—	

(1) Based on characterization, not tested in production.

Table 4-28. ADC static accuracy at $f_{ADC} = 14$ MHz

Symbol	Parameter	Test conditions	Typ ⁽¹⁾	Max	Unit
Offset	Offset error	$f_{ADC} = 14$ MHz, $V_{DDA} = 3.3$ V	± 1	—	LSB
DNL	Differential linearity error		± 1.1	± 3	
INL	Integral linearity error		± 1.6	± 5	

(1) Based on characterization, not tested in production.

4.14 Temperature sensor characteristics

Table 4-29. Temperature sensor characteristics ⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
T_L	V_{SENSE} linearity with temperature	—	± 1.5	—	°C
Avg_Slope	Average slope	—	4.3	—	mV/°C
V_{25}	Voltage at 25 °C	—	1.45	—	V
t_{START}	Startup time	—	—	—	μ s
t_{S_temp} ⁽²⁾	ADC sampling time when reading the temperature	—	17.1	—	μ s

(1) Based on characterization, not tested in production.

(2) Shortest sampling time can be determined in the application by multiple iterations.

4.15 DAC characteristics

Table 4-30. DAC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	—	1.8	3.3	3.6	V
$R_{LOAD}^{(2)}$	Load resistance	Resistive load with buffer ON	1	—	—	k Ω
$R_o^{(2)}$	Impedance output with buffer OFF	—	—	—	35	k Ω
$C_{LOAD}^{(2)}$	Load capacitance	No pin/pad capacitance included	—	—	100	pF
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer ON	—	0.2	—	—	V
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer ON	—	—	—	$V_{REF} - 0.2$	V
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer OFF	—	—	0.5	—	mV
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer OFF	—	—	—	$V_{REF} - 1\text{LSB}$	V
$I_{DDA}^{(1)}$	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{DDA} = 3.6\text{ V}$	—	420	—	μA
		With no load, worst code(0xF1C) on the input, $V_{DDA} = 3.6\text{ V}$	—	500	—	μA
$I_{DDVREF}^{(1)}$	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{DDA} = 3.6\text{ V}$	—	40	—	μA
		With no load, worst code(0xF1C) on the input, $V_{DDA} = 3.6\text{ V}$	—	110	—	μA
DNL	Differential non-linearity error	DAC in 12-bit mode	—	$\pm 1^{(1)}$	± 3	LSB
INL ⁽¹⁾	Integral non-linearity error	DAC in 12-bit mode	—	± 3	± 5	LSB
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	—	—	± 12	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	—	—	± 0.5	%
$T_{\text{settling}}^{(1)}$	Settling time	$C_{LOAD} \leq 50\text{ pF}$, $R_{LOAD} \geq 5\text{ k}\Omega$	—	0.3	1	μs
$T_{\text{wakeup}}^{(2)}$	Wakeup from off state	—	—	5	10	μs
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change from code i to $i \pm 1\text{LSBs}$	$C_{LOAD} \leq 50\text{ pF}$, $R_{LOAD} \geq 5\text{ k}\Omega$	—	—	2	MS/s

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PSRR ⁽²⁾	Power supply rejection ratio (to V _{DDA})	—	55	70	—	dB

- (1) Based on characterization, not tested in production.
(2) Guaranteed by design, not tested in production.

4.16 VREF characteristics

Table 4-31. VREF characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA} ⁽¹⁾	Analog Supply Voltage	—	2.7	3.3	3.6	V
V _{REF}	Output Reference Voltage	V _{DDA} = 3.3 V, T _A = 25 °C	2.497	2.500	2.503	V
		All V _{DDA} , All Temp.	2.47	2.50	2.53	
PSRR ⁽¹⁾	Power Supply Rejection	DC (I _o = 0)	—	73	—	dB
		DC (I _o = 200 μA)	—	68	—	
T _{SU} ⁽¹⁾	Setup Time	C _L = 0.1 μF	—	—	100	μs
		C _L = 0.1 μF + 4.7 μF	—	—	800	
I _{LOAD_R} ⁽¹⁾	Load Regulation	I _{LOAD} from 0 to 200 μA	—	5	—	μV/μA
C _{LOAD} ⁽¹⁾	Load Capacitor	—	0.1	—	—	μF
I _{LINE_R} ⁽²⁾	Line Regulation	I _{LOAD} = 0	—	1	—	mV/V
		I _{LOAD} = 200 μA	—	1.2	—	
TRIM ⁽¹⁾	Trim Step	—	—	2	—	mV

- (1) Guaranteed by design, not tested in production.
(2) Based on characterization, not tested in production.

4.17 Comparators characteristics


Table 4-32. CMP characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max ⁽¹⁾	Unit
V _{DDA}	Operating voltage	—	1.8	3.3	3.6	V
V _{IN}	Input voltage range	—	0	—	V _{DDA}	V
V _{BG}	Scaler input voltage	—	—	1.2	—	V
V _{SC}	Scaler offset voltage	—	—	—	—	mV
t _d	Propagation delay for 200mV step with 100 mV overdrive	Ultra-low power mode	—	0.98	—	μs
		Low power mode	—	0.25	—	μs
		Medium power mode	—	0.12	—	μs

Symbol	Parameter	Conditions	Min	Typ	Max ⁽¹⁾	Unit
		High speed power mode	—	33	—	ns
I _{DD}	Current consumption	Ultra-low power mode	—	2.2	—	μA
		Low power mode	—	3.2	—	
		Medium power mode	—	8.1	—	
		High speed power mode	—	46.9	—	
V _{offset}	Offset error	—	±4	—	mV	
V _{hyst}	Hysteresis Voltage	No Hysteresis	—	0	—	mV
		Low Hysteresis	—	11	—	
		Medium Hysteresis	—	22	—	
		High Hysteresis	—	43	—	

(1) Based on characterization, not tested in production.

Figure 4-8. CMP hysteresis




4.18 I2C characteristics

Table 4-33. I2C characteristics⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Standard mode		Fast mode		Fast mode plus		Unit
			Min	Max	Min	Max	Min	Max	
$t_{SCL(H)}$	SCL clock high time	—	4.0	—	0.6	—	0.2	—	μs
$t_{SCL(L)}$	SCL clock low time	—	4.7	—	1.3	—	0.5	—	μs
$t_{su(SDA)}$	SDA setup time	—	250	—	100	—	0.1	—	ns
$t_h(SDA)$	SDA data hold time	—	0 ⁽³⁾	3450	0	900	130	—	ns
$t_r(SDA/SCL)$	SDA and SCL rise time	—	—	1000	—	300	—	120	ns
$t_f(SDA/SCL)$	SDA and SCL fall time	—	—	300	—	300	4	120	ns
$t_h(STA)$	Start condition hold time	—	4.0	—	0.6	—	0.26	—	μs
$t_s(STA)$	Repeated Start condition setup time								
$t_s(STO)$	Stop condition setup time								
t_{buff}	Stop to Start condition time (bus free)								

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz, To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-9. I2C bus timing diagram


4.19 SPI characteristics

Table 4-34. Standard SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK}	SCK clock frequency	—	—	—	18	MHz
$t_{SCK(H)}$	SCK clock high time	—	25	27	29	ns
$t_{SCK(L)}$	SCK clock low time	—	25	27	29	ns
SPI master mode						
$t_{V(MO)}$	Data output valid time	—	—	—	2	ns
$t_{SU(MI)}$	Data input setup time	—	5	—	—	ns
$t_{H(MI)}$	Data input hold time	—	5	—	—	ns
SPI slave mode						
$t_{SU(NSS)}$	NSS enable setup time	$f_{PCLK} = 72 \text{ MHz}$	$4T_{PCLK}$	—	—	ns
$t_{H(NSS)}$	NSS enable hold time	$f_{PCLK} = 72 \text{ MHz}$	$2T_{PCLK}$	—	—	ns
$t_{A(SO)}$	Data output access time	$f_{PCLK} = 72 \text{ MHz}$	2	—	55	ns
$t_{DIS(SO)}$	Data output disable time	—	3	—	10	ns
$t_{V(SO)}$	Data output valid time	—	—	—	29	ns
$t_{SU(SI)}$	Data input setup time	—	2	—	—	ns
$t_{H(SI)}$	Data input hold time	—	0	—	—	ns

(1) Based on characterization, not tested in production.



Figure 4-10. SPI timing diagram - master mode


Figure 4-11. SPI timing diagram - slave mode


4.20 I2S characteristics

Table 4-35. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CK}	Clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	—	—	6	MHz
		Slave mode	—	—	6	
t_H	Clock high time	$f_{CK} = 6 \text{ MHz}$	—	—	83.33	ns
t_L	Clock low time		—	—	83.33	ns
$t_{V(WS)}$	WS valid time	Master mode	0	—	2	ns
$t_{H(WS)}$	WS hold time	Master mode	0	—	—	ns
$t_{SU(WS)}$	WS setup time	Slave mode	0	—	—	ns
$t_{H(WS)}$	WS hold time	Slave mode	0.5	—	—	ns
$Ducy_{(SCK)}$	I2S slave input clock duty cycle	Slave mode	30	—	70	%
$t_{SU(SD_MR)}$	Data input setup time	Master mode	2	—	—	ns
$t_{su(SD_SR)}$	Data input setup time	Slave mode	0	—	—	ns
$t_{H(SD_MR)}$	Data input hold time	Master receiver	1.5	—	—	ns
$t_{H(SD_SR)}$		Slave receiver	1.5	—	—	ns
$t_{V(SD_ST)}$	Data output valid time	Slave transmitter (after enable edge)	—	—	11	ns
$t_{H(SD_ST)}$	Data output hold time	Slave transmitter	3	—	—	ns

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		(after enable edge)				
$t_{v(SD_MT)}$	Data output valid time	Master transmitter (after enable edge)	—	—	11	ns
$t_{h(SD_MT)}$	Data output hold time	Master transmitter (after enable edge)	0	—	—	ns

(1) Based on characterization, not tested in production.

Figure 4-12. I2S timing diagram - master mode





Figure 4-13. I2S timing diagram - slave mode



4.21 USART characteristics

Table 4-36. USART characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{SCK}	SCK clock frequency	f _{PCLKx} = 72 MHz	—	—	36	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 72 MHz	13.5	—	—	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 72 MHz	13.5	—	—	ns

(1) Guaranteed by design, not tested in production.

4.22 TIMER characteristics

Table 4-37. TIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _{res}	Timer resolution time	—	1	—	t _{TIMERxCLK}
		f _{TIMERxCLK} = 72 MHz	13.9	—	ns
f _{EXT}	Timer external clock frequency	—	0	f _{TIMERxCLK} /2	MHz
		f _{TIMERxCLK} = 72 MHz	0	36	MHz
RES	Timer resolution	—	—	16/32	bit
t _{COUNTER}	16-bit counter clock period when internal clock is selected	—	1	65536	t _{TIMERxCLK}
		f _{TIMERxCLK} = 72 MHz	0.0139	910	μs
t _{MAX_COUNT}	Maximum possible count	—	—	65536 × 65536	t _{TIMERxCLK}

Symbol	Parameter	Conditions	Min	Max	Unit
		$f_{\text{TIMERxCLK}} = 72 \text{ MHz}$	—	59.6	s

(1) Guaranteed by design, not tested in production.

4.23 WDGT characteristics

Table 4-38. FWDGT min/max timeout period at 40 kHz (IRC40K) ⁽¹⁾

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFFF	Unit
1/4	000	0.1	409.6	ms
1/8	001	0.2	819.2	
1/16	010	0.4	1638.4	
1/32	011	0.8	3276.8	
1/64	100	1.6	6553.6	
1/128	101	3.2	13107.2	
1/256	110 or 111	6.4	26214.4	

(1) Guaranteed by design, not tested in production.

Table 4-39. WWDGT min-max timeout value at 72 MHz (f_{PCLK1}) ⁽¹⁾

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	56.9	μs	3.64	ms
1/2	01	113.8		7.28	
1/4	10	227.6		14.56	
1/8	11	455.2		29.12	

(1) Guaranteed by design, not tested in production.

4.24 Parameter conditions

Unless otherwise specified, all values given for $V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$, $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$.

5 Package information

5.1 QFN32 package outline dimensions

Figure 5-1. QFN32 package outline




Table 5-1. QFN32 package dimensions

Symbol	Min	Typ	Max
A	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	—	0.14	—
c	—	0.20	—
D	3.90	4.00	4.10
D2	2.60	2.70	2.80
E	3.90	4.00	4.10
E2	2.60	2.70	2.80
e	—	0.40	—
h	0.25	0.30	0.35
K	—	0.30	—
L	0.30	0.35	0.40
Nd	—	2.80	—
Ne	—	2.80	—

(Original dimensions are in millimeters)

5.2 QFN24 package outline dimensions

Figure 5-3. QFN24 package outline





Table 5-2. QFN24 package dimensions

Symbol	Min	Typ	Max
A	0.80	0.85	0.90
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1	0.25	0.30	0.35
b2	—	0.14	—
c	0.18	0.20	0.25
D	2.90	3.00	3.10
D2	1.60	1.70	1.80
E	2.90	3.00	3.10
E2	1.60	1.70	1.80
e	—	0.40	—
e1	—	0.45	—
h	0.30	0.35	0.40
K	0.20	0.25	0.30
L	0.35	0.40	0.45
L1	0.25	0.30	0.35
Nd	—	1.60	—
Ne	—	1.60	—

(Original dimensions are in millimeters)

Figure 5-4. QFN24 recommended footprint



(Original dimensions are in millimeters)

5.3 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter “ Θ ”. For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

Θ_{JA} : Thermal resistance, junction-to-ambient.

Θ_{JB} : Thermal resistance, junction-to-board.

Θ_{JC} : Thermal resistance, junction-to-case.

Ψ_{JB} : Thermal characterization parameter, junction-to-board.

Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

$$\Theta_{JA} = (T_J - T_A)/P_D$$

$$\Theta_{JB} = (T_J - T_B)/P_D$$

$$\Theta_{JC} = (T_J - T_C)/P_D$$

Where, T_J = Junction temperature.

T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

Θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower Θ_{JA} can be considerate as better overall thermal performance. Θ_{JA} is generally used to estimate junction temperature.

Θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

Θ_{JC} represents the thermal resistance between the chip surface and the package top case.

Θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-3. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
Θ_{JA}	$T_A = 105^\circ\text{C}$, Natural convection, 2S2P PCB	QFN32	42.57	$^\circ\text{C/W}$
		QFN24	73.93	
Θ_{JB}	$T_A = 25^\circ\text{C}$, Cold plate, 2S2P PCB	QFN32	19.21	$^\circ\text{C/W}$
		QFN24	34.17	
Θ_{JC}	$T_A = 25^\circ\text{C}$, Cold plate, 2S2P PCB	QFN32	19.10	$^\circ\text{C/W}$
		QFN24	44.47	
Ψ_{JB}	$T_A = 105^\circ\text{C}$, Natural convection, 2S2P PCB	QFN32	19.18	$^\circ\text{C/W}$
		QFN24	34.48	
Ψ_{JT}	$T_A = 105^\circ\text{C}$, Natural convection, 2S2P PCB	QFN32	0.62	$^\circ\text{C/W}$
		QFN24	6.68	

(1) Thermal characteristics are based on simulation, and meet JEDEC specification.

6 Ordering information

Table 6-1. Part ordering code for GD32E232xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32E232E4U7	16	QFN24	Green	Industrial -40 °C to +105 °C
GD32E232E6U7	32	QFN24	Green	Industrial -40 °C to +105 °C
GD32E232E8U7	64	QFN24	Green	Industrial -40 °C to +105 °C
GD32E232K4Q7	16	QFN32	Green	Industrial -40 °C to +105 °C
GD32E232K6Q7	32	QFN32	Green	Industrial -40 °C to +105 °C
GD32E232K8Q7	64	QFN32	Green	Industrial -40 °C to +105 °C

7 Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Sept.18, 2019
1.1	Add information about GD32E232Ex and GD32E232Kx.	Oct.22, 2019
1.2	Add information about CLA and update GD32E232Ex QFN24 pinouts.	Dec.19, 2019
1.3	Add boot mode pins for GD32E232Ex in chapter3.4 and modify the number of ADC external channels in Table4-24.	Jan.2, 2020
1.4	Update the number of I2C and USART.	Mar.10, 2020
1.5	Update some electrical characteristics.	July.13, 2020
1.6	<ol style="list-style-type: none"> 1. Modify the I/O level of PB5 in Table 2-3. GD32E232Kx QFN32 pin definitions. 2. Modify the power test conditions under Deep Sleep mode in Power consumption. 3. Add Figure 4-8. CMP hysteresis in Comparators characteristics. 	Dec.11, 2020
1.7	<ol style="list-style-type: none"> 1. T_{STG} range was changed from -55-+150 °C to -65-150 °C in Table 4-1. Absolute maximum ratings(1) (4). 2. Add I2C/SPI/I2S timing diagram in I2C characteristics and SPI characteristics and I2S characteristics chapter. 	Aug.2, 2021
1.8	<ol style="list-style-type: none"> 1. Add the maximum power dissipation value of the corresponding package in Absolute maximum ratings. 2. Add the EMI test parameters in EMC characteristics. 3. Update the package outline and package dimensions of QFN32 and QFN24 packages, and add the recommended footprint in QFN32 package outline dimensions and QFN24 package outline dimensions. 3. Add thermal resistance description and parameter content in Thermal characteristics. 	Sept.24, 2021

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.