

## EN25S20A (2SF)

### 2 Megabit 1.8V Serial Flash Memory with 4Kbyte Uniform Sector

#### FEATURES

- Single power supply operation
  - Full voltage range: 1.65-1.95 volt
- Serial Interface Architecture
  - SPI Compatible: Mode 0 and Mode 3
- 2 M-bit Serial Flash
  - 2 M-bit / 256 KByte /1024 pages
  - 256 bytes per programmable page
- Standard, Dual or Quad SPI
  - Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
  - Dual SPI: CLK, CS#, DQ<sub>0</sub>, DQ<sub>1</sub>, WP#, HOLD#
  - Quad SPI: CLK, CS#, DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub>, DQ<sub>3</sub>
- High performance
  - 104 MHz clock rate for one data bit
  - 104 MHz clock rate for two data bits
  - 104 MHz clock rate for four data bits
- Burst Modes
  - 8/16/32/64 linear burst with wrap-around
- Low power consumption
  - 6 mA typical active current
  - 0.1  $\mu$ A typical power down current
- Uniform Sector Architecture:
  - 64 sectors of 4-Kbyte
  - 8 blocks of 32-Kbyte
  - 4 blocks of 64-Kbyte
  - Any sector or block can be erased individually
- Software and Hardware Write Protection:
  - Write Protect all or portion of memory via software
  - Enable/Disable protection with WP# pin
- High performance program/erase speed
  - Page program time: 0.30 ms typical
  - Sector erase time: 40 ms typical
  - 32KB Block erase time 100 ms typical
  - 64KB Block erase time 150 ms typical
  - Chip erase time: 1 seconds typical
- Write Suspend and Write Resume
- Lockable 512 byte OTP security sector
- Support Serial Flash Discoverable Parameters (SFDP) signature
- Read Unique ID Number (Note) ※
- Minimum 100K endurance cycle
- Data retention time 20years
- Package Options
  - 8-pin SOP 150 mil body width
  - 8-pin VSOP 150 mil body width
  - 8-contact USON (2x3x0.55 mm)
  - 8-contact USON (2x3x0.45 mm)
  - 8-contact VDFN (5x6 mm)
  - WLCSP
  - All Pb-free packages are compliant RoHS, Halogen-Free and REACH.
- Industrial temperature Range

#### GENERAL DESCRIPTION

The device is a 2 Megabit (256K-byte) Serial Flash memory, with advanced write protection mechanisms. The device supports the standard Serial Peripheral Interface (SPI), and a high performance Dual output as well as Dual, Quad I/O using SPI pins: Serial Clock, Chip Select, Serial DQ<sub>0</sub> (DI) and DQ<sub>1</sub>(DO), DQ<sub>2</sub>(WP#) and DQ<sub>3</sub>(HOLD#). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual Output and 416MHz (104MHz x 4) for Quad Output when using the Dual/Quad Output Fast Read instructions. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The device also offers a sophisticated method for protecting individual blocks against erroneous or malicious program and erase operations. By providing the ability to individually protect and unprotect blocks, a system can unprotect a specific block to modify its contents while keeping the remaining blocks of the memory array securely protected. This is useful in applications where program code is patched or updated on a subroutine or module basis or in applications where data storage segments need to be modified without running the risk of errant modifications to the program code segments.

The device is designed to allow either single Sector/Block at a time or full chip erase operation. The device can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.

※ **Note: For additional Read Unique ID Number feature specifications, please contact our regional sales representatives.**





**Figure.1 CONNECTION DIAGRAMS (TOP VIEW)**

**8 - LEAD SOP / VSOP**

**8 - LEAD USON / VDFN**

**WLCSP (Package Code: SP)**

Table 1. Pin Names

Symbol	Pin Name
CLK	Serial Clock Input
DI (DQ <sub>0</sub> )	Serial Data Input (Data Input Output 0) <sup>*1</sup>
DO (DQ <sub>1</sub> )	Serial Data Output (Data Input Output 1) <sup>*1</sup>
CS#	Chip Enable
WP# (DQ <sub>2</sub> )	Write Protect (Data Input Output 2) <sup>*2</sup>
HOLD# (DQ <sub>3</sub> )	HOLD# pin (Data Input Output 3) <sup>*2</sup>
Vcc	Supply Voltage (1.65-1.95 V)
Vss	Ground
NC	No Connect

## Note:

1. DQ<sub>0</sub> and DQ<sub>1</sub> are used for Dual and Quad instructions.
2. DQ<sub>0</sub> ~ DQ<sub>3</sub> are used for Quad instructions.

**Figure 2. BLOCK DIAGRAM**

**Note:**

1. DQ<sub>0</sub> and DQ<sub>1</sub> are used for Dual instructions.
2. DQ<sub>0</sub> ~ DQ<sub>3</sub> are used for Quad instructions.

## SIGNAL DESCRIPTION

### Serial Data Input, Output and IOs (DI, DO and DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub>, DQ<sub>3</sub>)

The device support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge CLK.

Dual and Quad SPI instruction use the bidirectional IO pins to serially write instruction, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.

### Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

### Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO, or DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub> and DQ<sub>3</sub>) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

### Hold (HOLD#)

The HOLD# pin allows the device to be paused while it is actively selected. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). The hold function can be useful when multiple devices are sharing the same SPI signals. The HOLD# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ<sub>3</sub>) for Quad I/O operation.

### Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP<sub>0</sub>, BP<sub>1</sub>, BP<sub>2</sub>, BP<sub>3</sub>) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected. The WP# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ<sub>2</sub>) for Quad I/O operation.

## MEMORY ORGANIZATION

The memory is organized as:

- 262,144 bytes
- Uniform Sector Architecture
  - 8 blocks of 32-Kbyte
  - 4 blocks of 64-Kbyte
  - 64 sectors of 4-Kbyte
  - 1024 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.

**Table 2. Uniform Block Sector Architecture**


64KB Block	32KB Block	Sector	Address range	
3	7	63	03F000h	03FFFFh
		⋮	⋮	⋮
	6	48	030000h	030FFFh
2	5	47	02F000h	02FFFFh
		⋮	⋮	⋮
	4	32	020000h	020FFFh
1	3	31	01F000h	01FFFFh
		⋮	⋮	⋮
	2	16	010000h	010FFFh
0	1	15	00F000h	00FFFFh
		⋮	⋮	⋮
	0	0	000000h	000FFFh

## OPERATING FEATURES

### Standard SPI Modes

The device is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. Data output on the DO pin is clocked out on the falling edge of CLK.

**Figure 3. SPI Modes**




### Dual SPI Instruction


The device supports Dual SPI operation when using the “ Dual Output Fast Read and Dual I/ O FAST\_READ “ (3Bh and BBh) instructions. These instructions allow data to be transferred to or from the Serial Flash memory at two to three times the rate possible with the standard SPI. The Dual Read instructions are ideal for quickly downloading code from Flash to RAM upon power-up (code-shadowing) or for application that cache code-segments to RAM for execution. The Dual output feature simply allows the SPI input pin to also serve as an output during this instruction. When using Dual SPI instructions the DI and DO pins become bidirectional I/O pins; DQ<sub>0</sub> and DQ<sub>1</sub>. All other operations use the standard SPI interface with single output signal.

### Quad I/O SPI Modes

The device supports Quad input / output operation when using the Quad I/O Fast Read (EBh). This instruction allows data to be transferred to or from the Serial Flash memory at four to six times the rate possible with the standard SPI. The Quad Read instruction offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or for application that cache code-segments to RAM for execution. When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ<sub>0</sub> and DQ<sub>1</sub>, and the WP# and HOLD# pins become DQ<sub>2</sub> and DQ<sub>3</sub> respectively.

**Figure 4. Quad I/O SPI Modes**

**Full Quad SPI Modes (QPI)**

The device also supports Full Quad SPI Mode (QPI) function while using the Enable Quad Peripheral Interface mode (EQPI) (38h). When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins; DQ<sub>0</sub> and DQ<sub>1</sub>, and the WP# and HOLD# pins become DQ<sub>2</sub> and DQ<sub>3</sub> respectively.

**Figure 5. Full Quad SPI Modes**




## Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) or Quad Input Page Program (QPP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration  $t_{PP}$ ).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in consecutive addresses on the same page of memory.

## Sector Erase, Half Block Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, half a block at a time using the Half Block Erase (HBE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration  $t_{SE}$ ,  $t_{HBE}$ ,  $t_{BE}$  or  $t_{CE}$ ). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

## Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, HBE, BE or CE) can be achieved by not waiting for the worst case delay ( $t_W$ ,  $t_{PP}$ ,  $t_{SE}$ ,  $t_{HBE}$ ,  $t_{BE}$  or  $t_{CE}$ ). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

## Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Stand-by Power mode. The device consumption drops to  $I_{CC1}$ .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to  $I_{CC2}$ . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.

All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.

## Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the device provides the following data protection mechanisms:

- Power-On Reset and an internal timer ( $t_{PUW}$ ) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
  - Power-up
  - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Half Block Erase (HBE) / Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).

**Table 3. Protected Area Sizes Sector Organization**

Status Register Content				Memory Content			
BP3 Bit	BP2 Bit	BP1 Bit	BP0 Bit	Protect Areas	Addresses	Density(KB)	Portion
0	0	0	0	None	None	None	None
0	0	0	1	Block 3	030000h-03FFFFh	64KB	Upper 1/4
0	0	1	0	Block 2 to 3	020000h-03FFFFh	128KB	Upper 2/4
0	0	1	1	Block 1 to 3	010000h-03FFFFh	192KB	Upper 3/4
0	1	0	0	All	000000h-03FFFFh	256KB	All
0	1	0	1	All	000000h-03FFFFh	256KB	All
0	1	1	0	All	000000h-03FFFFh	256KB	All
0	1	1	1	All	000000h-03FFFFh	256KB	All
1	0	0	0	None	None	None	None
1	0	0	1	Block 0	000000h-00FFFFh	64KB	Lower 1/4
1	0	1	0	Block 0 to 1	000000h-01FFFFh	128KB	Lower 2/4
1	0	1	1	Block 0 to 2	000000h-03FFFFh	192KB	Lower 3/4
1	1	0	0	All	000000h-03FFFFh	256KB	All
1	1	0	1	All	000000h-03FFFFh	256KB	All
1	1	1	0	All	000000h-03FFFFh	256KB	All
1	1	1	1	All	000000h-03FFFFh	256KB	All

## INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast\_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Output Fast\_Read (6Bh), Quad Input/Output FAST\_READ (EBh), Read Status Register (RDSR), Read Suspend Status Register (RDSSR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Half Block Erase (HBE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

**In the case of multi-byte commands of Page Program (PP), Quad Input Page Program (QPP) and Release from Deep Power Down (RES ) minimum number of bytes specified has to be given, without which, the command will be ignored.**

**In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE, HBE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.**

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.

**Table 4A. Instruction Set**

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
RSTEN	66h						
RST <sup>(1)</sup>	99h						
EQPI	38h						
RSTQIO <sup>(2)</sup> Release Quad I/O or Fast Read Enhanced Mode	FFh						
Write Enable	06h						
Write Disable / Exit OTP mode	04h						
Read Status Register	05h	(S7-S0) <sup>(3)</sup>					continuous <sup>(4)</sup>
Read Suspend Status Register	09h	(S7-S0) <sup>(3)</sup>					continuous <sup>(4)</sup>
Write Status Register	01h	S7-S0					
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Quad Input Page Program	32h	A23-A16	A15-A8	A7-A0	(D7-D0, ...) <sup>(5)</sup>		(one byte per 2 clocks, continuous)
Write Suspend	B0h						
Write Resume	30h						
Sector Erase / OTP erase	20h	A23-A16	A15-A8	A7-A0			
32KB Half Block Erase (HBE)	52h	A23-A16	A15-A8	A7-A0			
64KB Block Erase	D8h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(6)
Release from Deep Power-down							
Manufacturer/ Device ID	90h	dummy	dummy	00h	(M7-M0)	(ID7-ID0)	(7)
				01h	(ID7-ID0)	(M7-M0)	
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(8)		
Enter OTP mode	3Ah						
Read SFDP mode	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous

**Notes:**

- RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
- Device accepts eight-clocks command in Standard SPI mode, or two-clocks command in Quad SPI mode
- Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "( )" indicate data being read from the device on the DO pin.
- The Status Register contents will repeat continuously until CS# terminate the instruction.
- Quad Data  
 $DQ_0 = (D4, D0, \dots)$   
 $DQ_1 = (D5, D1, \dots)$   
 $DQ_2 = (D6, D2, \dots)$   
 $DQ_3 = (D7, D3, \dots)$
- The Device ID will repeat continuously until CS# terminates the instruction.
- The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminates the instruction.  
 00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID.
- (M7-M0) : Manufacturer, (ID15-ID8) : Memory Type, (ID7-ID0) : Memory Capacity.

**Table 4B. Instruction Set (Read Instruction)**

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0, ...) <sup>(1)</sup>	(one byte per 4 clocks, continuous)
Dual I/O Fast Read	BBh	A23-A8 <sup>(2)</sup>	A7-A0, dummy <sup>(2)</sup>	(D7-D0, ...) <sup>(1)</sup>			(one byte per 4 clocks, continuous)
Quad Output Fast Read	6Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0, ...) <sup>(3)</sup>	(one byte per 2 clocks, continuous)
Quad I/O Fast Read	EBh	A23-A0, dummy <sup>(4)</sup>	(dummy, D7-D0) <sup>(5)</sup>	(D7-D0, ...) <sup>(3)</sup>			(one byte per 2 clocks, continuous)
Set Burst	C0h	(D7-D0) <sup>(6)</sup>					
Read Burst with wrap	0Ch	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous

**Notes:**

- Dual Output data  
 $DQ_0 = (D6, D4, D2, D0, \dots)$   
 $DQ_1 = (D7, D5, D3, D1, \dots)$
- Dual Input Address  
 $DQ_0 = A22, A20, A18, A16, A14, A12, A10, A8 ; A6, A4, A2, A0, \text{dummy } 6, \text{dummy } 4, \text{dummy } 2, \text{dummy } 0$   
 $DQ_1 = A23, A21, A19, A17, A15, A13, A11, A9 ; A7, A5, A3, A1, \text{dummy } 7, \text{dummy } 5, \text{dummy } 3, \text{dummy } 1$
- Quad Data  
 $DQ_0 = (D4, D0, \dots)$   
 $DQ_1 = (D5, D1, \dots)$   
 $DQ_2 = (D6, D2, \dots)$   
 $DQ_3 = (D7, D3, \dots)$
- Quad Input Address  
 $DQ_0 = A20, A16, A12, A8, A4, A0, \text{dummy } 4, \text{dummy } 0$   
 $DQ_1 = A21, A17, A13, A9, A5, A1, \text{dummy } 5, \text{dummy } 1$   
 $DQ_2 = A22, A18, A14, A10, A6, A2, \text{dummy } 6, \text{dummy } 2$   
 $DQ_3 = A23, A19, A15, A11, A7, A3, \text{dummy } 7, \text{dummy } 3$
- Quad I/O Fast Read Data  
 $DQ_0 = (\text{dummy } 12, \text{dummy } 8, \text{dummy } 4, \text{dummy } 0, D4, D0, \dots)$   
 $DQ_1 = (\text{dummy } 13, \text{dummy } 9, \text{dummy } 5, \text{dummy } 1, D5, D1, \dots)$   
 $DQ_2 = (\text{dummy } 14, \text{dummy } 10, \text{dummy } 6, \text{dummy } 2, D6, D2, \dots)$   
 $DQ_3 = (\text{dummy } 15, \text{dummy } 11, \text{dummy } 7, \text{dummy } 3, D7, D3, \dots)$
- Set burst and Wrap Length

**Table 5. Burst length configuration table**

Data to setup	Burst length	Burst wrap (A[7:A0]) address range
xxxxxx00b	8 Bytes ( default)	00-07h, 08-0Fh, 10-17h, 18-1Fh...
xxxxxx01b	16 Bytes	00-0Fh, 10-1Fh, 20-2Fh, 30-3Fh...
xxxxxx10b	32 Bytes	00-1Fh, 20-3Fh, 40-5Fh, 60-7Fh...
xxxxxx11b	64 Bytes	00-3Fh, 40-7Fh, 80-BFh, C0-FFh

The data bit [7:2] are don't care, only [1:0] decodes 8/16/32/64 bytes length during Burst Read.

**Table 6. Manufacturer and Device Identification**

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			71h
90h	1Ch		71h
9Fh	1Ch	3812h	


**Reset-Enable (RSTEN) (66h) and Reset (RST) (99h)**



The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).


To reset the device the host drives CS# low, sends the Reset-Enable command (66h), and drives CS# high. Next, the host drives CS# low again, sends the Reset command (99h), and drives CS# high.

The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the Status register and the Suspend Status register to data = 00h, see Figure 6 for SPI Mode and Figure 6.1 for QPI Mode. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more software latency time ( $t_{SR}$ ) than recovery from other operations. Please see Figure 6.2.


**Figure 6. Reset-Enable and Reset Sequence Diagram**



**Figure 6.1 Reset-Enable and Reset Sequence Diagram in QPI Mode**

**Figure 6.2 Software Reset Recovery**

**Software Reset Flow**

**Note:**

1. Reset-Enable (RSTEN) (66h) and Reset (RST) (99h) commands need to match standard SPI or QPI (quad) mode.
2. Continue (Enhance) EB mode need to use quad Reset-Enable (RSTEN) (66h) and quad Reset (RST) (99h) commands.
3. If user is not sure it is in SPI or Quad mode, we suggest to execute sequence as follows:  
Quad Reset-Enable (RSTEN) (66h) -> Quad Reset (RST) (99h) -> SPI Reset-Enable (RSTEN) (66h) -> SPI Reset (RST) (99h) to reset.
4. The reset command could be executed during embedded program and erase process, QPI mode, Continue EB mode and suspend mode to back to SPI mode.
5. This flow cannot release the device from Deep power down mode.
6. The Status Register Bit and Suspend Status Register Bit will reset to default value after reset done.
7. If user reset device during erase, the embedded reset cycle software reset latency will take about 28us in worst case.

**Enable Quad Peripheral Interface mode (EQPI) (38h)**

The Enable Quad Peripheral Interface mode (EQPI) instruction will enable the flash device for Quad SPI bus operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or “Reset Quad I/O instruction” instruction, as shown in Figure 7. The device did not support the Read Data Bytes (READ) (03h), Dual Output Fast Read (3Bh), Dual Input/Output FAST\_READ (BBh) and Quad Input Page Program (32h) modes while the Enable Quad Peripheral Interface mode (EQPI) (38h) turns on.



**Figure 7. Enable Quad Peripheral Interface mode Sequence Diagram**

**Reset Quad I/O (RSTQIO) or Release Quad I/O Fast Read Enhancement Mode (FFh)**

The Reset Quad I/O instruction resets the device to 1-bit Standard SPI operation. To execute a Reset Quad I/O operation, the host drives CS# low, sends the Reset Quad I/O command cycle (FFh) then, drives CS# high. This command can't be used in Standard SPI mode.

User also can use the FFh command to release the Quad I/O Fast Read Enhancement Mode. The detail description, please see the Quad I/O Fast Read Enhancement Mode section.

**Note:**


If the system is in the Quad I/O Fast Read Enhance Mode under QPI Mode, it is necessary to execute FFh command by two times. The first FFh command is to release Quad I/O Fast Read Enhance Mode, and the second FFh command is to release QPI Mode.



**Write Enable (WREN) (06h)**


The Write Enable (WREN) instruction (Figure 8) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Half Block Erase (HBE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction. The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.


The instruction sequence is shown in Figure 9.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.


**Figure 8. Write Enable Instruction Sequence Diagram**
**Write Disable (WRDI) (04h)**

The Write Disable instruction (Figure 9) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code “04h” into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Half Block Erase (HBE), Block Erase (BE) and Chip Erase instructions.

The instruction sequence is shown in Figure 9.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.


**Figure 9. Write Disable Instruction Sequence Diagram**




**Figure 9.1 Write Enable/Disable Instruction Sequence in QPI Mode**


**Read Status Register (RDSR) (05h)**

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 10.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 10. Read Status Register Instruction Sequence Diagram**



**Figure 10.1 Read Status Register Instruction Sequence in QPI Mode**

**Table 7. Status Register Bit Locations**

S7		S6	S5	S4	S3	S2	S1	S0
SRP Status Register Protect	OTP_LOCK bit (note 1)	WHDIS WP# & Hold# Disable bit	BP3 (Block Protected bits)	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL (Write Enable Latch)	WIP (Write In Progress bit) (Note 3)
1 = status register write disable	1 = OTP sector is protected	1 = WP# and HOLD# disable 0 = WP# and HOLD# enable	(note 2)	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation
Non-volatile bit		Non-volatile bit	Non-volatile bit.	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

**Note:**

1. In OTP mode, SRP bit is served as OTP\_LOCK bit.
2. See the table 3 “Protected Area Sizes Sector Organization”.
3. When executed the (RDSR) (05h) command, the WIP (S0) value is the same as WIP (S7) in table 8.

The status and control bits of the Status Register are as follows:

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

**WEL bit.** The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3, BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Page Program (PP) Sector Erase (SE), Half Block Erase (HBE) and Block Erase (BE), instructions. The Block Protect (BP3, BP2, BP1, BP0) bits can be written and provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP3, BP2, BP1, BP0) bits are 0.

**WHDIS bit.** The WP# and Hold# Disable bit (WHDIS bit), non-volatile bit, it indicates the WP# and HOLD# are enabled or not. When it is “0” (factory default), the WP# and HOLD# are enabled. On the other hand, while WHDIS bit is “1”, the WP# and HOLD# are disabled. No matter WHDIS is “0” or “1”, the system can executes Quad Input/Output FAST\_READ (EBh), Quad Input Page Program (32h) or EQPI (38h) command directly. User can use Flash Programmer to set WHDIS bit as “1” and then the host system can let WP# and HOLD# keep floating in SPI mode.


**SRP bit / OTP\_LOCK bit.** The Status Register Protect (SRP) bit is operated in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, this bit is served as OTP\_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP\_LOCK value is equal 0, after OTP\_LOCK is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP\_LOCK bit can only be programmed once.


**Read Suspend Status Register (RDSSR) (09h)**

The Read Suspend Status Register (RDSSR) instruction allows the Suspend Status Register to be read. The Suspend Status Register may be read at any time, even while a Write Suspend or Write Resume cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Suspend Status Register continuously, as shown in Figure 11.

The instruction sequence is shown in Figure 11.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 11. Read Suspend Status Register Instruction Sequence Diagram**



**Figure 11.1 Read Suspend Status Register Instruction Sequence in QPI Mode**

**Table 8. Suspend Status Register Bit Locations**

S7	S6	S5	S4	S3	S2	S1	S0
WIP (Write In Progress bit) (Note 1)	Reserved bit	Fail bit index	Reserved bit	WSP (Write Suspend Program bits)	WSE (Write Suspend Erase status bit)	WEL (Write Enable Latch)	Reserved bit
1 = write operation 0 = not in write operation		1 = erase or program or WRSR failed 0 = passed		1 = Program suspended 0 = Program is not suspended	1 = Erase suspended 0 = Erase is not suspended	1 = write enable 0 = not write enable	
volatile bit		volatile bit		volatile bit	volatile bit	volatile bit	

**Note:**

1. When executed the (RDSSR) (09h) command, the WIP (S7) value is the same as WIP (S0) in table 7.
2. Default at Power-up is "0"

The status and control bits of the Suspend Status Register are as follows:

**Reserved bit.** Suspend Status register bit locations 0, 4 and 6 are reserved for future use. Current devices will read 0 for these bit locations. It is recommended to mask out the reserved bit when testing the Suspend Status Register. Doing this will ensure compatibility with future devices.

**WEL bit.** The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Suspend or Write Resume instruction is accepted.

**WSE bit.** The Write Suspend Erase Status (WSE) bit indicates when an Erase operation has been suspended. The WSE bit is "1" after the host issues a suspend command during an Erase operation. Once the suspended Erase resumes, the WSE bit is reset to "0".

**WSP bit.** The Write Suspend Program Status (WSP) bit indicates when a Program operation has been suspended. The WSP is "1" after the host issues a suspend command during the Program operation. Once the suspended Program resumes, the WSP bit is reset to "0".

**Fail bit.** The fail bit, volatile bit, it will latched high when erase or program or WRSR failed. It will be reset after new embedded program and erase cycle re-started or power on or software reset.

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Suspend or Write Resume cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

**Write Status Register (WRSR) (01h)**


The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).


The instruction sequence is shown in Figure 12. The Write Status Register (WRSR) instruction has no effect on S1 and S0 of the Status Register. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is  $t_w$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The instruction sequence is shown in Figure 12.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 12. Write Status Register Instruction Sequence Diagram**



**Figure 12.1 Write Status Register Instruction Sequence in QPI Mode**




**Read Data Bytes (READ) (03h)**

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency  $f_R$ , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



**Figure 13. Read Data Instruction Sequence Diagram**



**Read Data Bytes at Higher Speed (FAST\_READ) (0Bh)**

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST\_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency  $F_R$ , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 14. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST\_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST\_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST\_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.


The instruction sequence is shown in Figure 14.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.


**Figure 14. Fast Read Instruction Sequence Diagram**

**Figure 14.1 Fast Read Instruction Sequence in QPI Mode**

**Dual Output Fast Read (3Bh)**

The Dual Output Fast Read (3Bh) is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DQ<sub>0</sub> and DQ<sub>1</sub>, instead of just DQ<sub>0</sub>. This allows data to be transferred from the device at twice the rate of standard SPI devices. The Dual Output Fast Read instruction is ideal for quickly downloading code from RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Dual Output Fast Read instructions can operation at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight “dummy clocks after the 24-bit address as shown in figure 15. The dummy clocks allow the device’s internal circuits additional time for setting up the initial address. The input data during the dummy clock is “don’t care”. However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.




**Figure 15. Dual Output Fast Read Instruction Sequence Diagram**

**Dual Input / Output FAST\_READ (BBh)**

The Dual I/O Fast Read (BBh) instruction allows for improved random access while maintaining two IO pins, DQ<sub>0</sub> and DQ<sub>1</sub>. It is similar to the Dual Output Fast Read (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

The Dual I/O Fast Read instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of CLK, and data of every two bits (interleave 2 I/O pins) shift out on the falling edge of CLK at a maximum frequency. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Dual I/O Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Dual I/O Fast Read instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit, as shown in Figure 16.




**Figure 16. Dual Input / Output Fast Read Instruction Sequence Diagram**

**Quad Output Fast Read (6Bh)**

The Quad Output Fast Read (6Bh) instruction is similar to the Dual Output Fast Read (3Bh) instruction except that data is output through four pins, DQ0, DQ1, DQ2 and DQ3 and eight dummy clocks are required prior to the data output. The Quad Output dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Output Fast Read (6Bh) address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency FR. The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Output Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing Quad Output Fast Read (6Bh) instruction is: CS# goes low -> sending Quad Output Fast Read (6Bh) instruction -> 24-bit address on DQ0 -> 8 dummy clocks -> data out interleave on DQ3, DQ2, DQ1 and DQ0 -> to end Quad Output Fast Read (6Bh) operation can use CS# to high at any time during data out, as shown in Figure 17. The WP# (DQ2) and HOLD# (DQ3) need to drive high before address input if WHDIS bit in Status Register is 0.



**Figure 17. Quad Output Fast Read Instruction Sequence Diagram**


**Quad Input / Output FAST\_READ (EBh)**

The Quad Input/Output FAST\_READ (EBh) instruction is similar to the Dual I/O Fast Read (BBh) instruction except that address and data bits are input and output through four pins, DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub> and DQ<sub>3</sub> and six dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.


The Quad Input/Output FAST\_READ (EBh) instruction enable quad throughput of Serial Flash in read mode. The address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency F<sub>R</sub>. The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Input/Output FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Quad Input/Output FAST\_READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing Quad Input/Output FAST\_READ (EBh) instruction is: CS# goes low -> sending Quad Input/Output FAST\_READ (EBh) instruction -> 24-bit address interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub> -> 6 dummy clocks -> data out interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub> -> to end Quad Input/Output FAST\_READ (EBh) operation can use CS# to high at any time during data out, as shown in Figure 18.

The instruction sequence is shown in Figure 18.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 18. Quad Input / Output Fast Read Instruction Sequence Diagram**



**Figure 18.1 Quad Input / Output Fast Read Instruction Sequence in QPI Mode**


Another sequence of issuing Quad Input/Output FAST\_READ (EBh) instruction especially useful in random access is : CS# goes low -> sending Quad Input/Output FAST\_READ (EBh) instruction -> 24-bit address interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub> -> performance enhance toggling bit P[7:0] -> 4 dummy clocks -> data out interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub> till CS# goes high -> CS# goes low (reduce Quad Input/Output FAST\_READ (EBh) instruction) -> 24-bit random access address, as shown in Figure 19.

In the performance – enhancing mode, P[7:4] must be toggling with P[3:0] ; likewise P[7:0] = A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next Quad Input/Output FAST\_READ (EBh) instruction. Once P[7:4] is no longer toggling with P[3:0] ; likewise P[7:0] = FFh, 00h, AAh or 55h. These commands will reset the performance enhance mode. And afterwards CS# is raised or issuing FFh command (CS# goes high -> CS# goes low -> sending FFh -> CS# goes high) instead of no toggling, the system then will escape from performance enhance mode and return to normal operation.


While Program/ Erase/ Write Status Register is in progress, Quad Input/Output FAST\_READ (EBh) instruction is rejected without impact on the Program/ Erase/ Write Status Register current cycle.

The instruction sequence is shown in Figure 19.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




**Figure 19. Quad Input/Output Fast Read Enhance Performance Mode Sequence Diagram**





**Figure 19.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence in QPI Mode**


**Set Burst (C0h)**

The Set Burst command specifies the number of bytes to be output during a Read Burst command before the device wraps around. To set the burst length the host driver CS# low, sends the Set Burst command cycle (C0h) and one data cycle, then drivers CS# high. After power-up or reset, the burst length is set to 8 bytes (00h), please refer to Table 5 for burst length data and Figure 20 for the sequence. In QPI mode, a cycle is two nibbles, or two clocks, long, most significant nibble first.

The instruction sequence is shown in Figure 20.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 20. Set Burst Instruction Sequence Diagram**



Note: MSN = Most Significant Nibble,  
LSN = Least Significant Nibble

**Figure 20.1 Set Burst Instruction Sequence Diagram**

**Read Burst (0Ch)**

To execute a Read Burst operation (Figure 21) the host drivers CS# low, and sends the Read Burst command cycle (0Ch), followed by three address cycles and one dummy cycles (8 clocks).


After the dummy cycle, the device outputs data on the falling edge of the CLK signal starting from the specific address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition of CS# signal.


During Read Burst, the internal address point automatically increments until the last byte of the burst reached, then jumps to first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 9. For example, if the burst length is 8 bytes, and the start address is 06h, the burst sequence should be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05, 06, etc. The pattern would repeat until the command was terminated by pulling CS# as high status.

The instruction sequence is shown in Figure 21.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.

**Table 9. Burst Address Range**

Burst length	Burst wrap (A[7:A0]) address range
8 Bytes ( default)	00-07h, 08-0Fh, 10-17h, 18-1Fh...
16 Bytes	00-0Fh, 10-1Fh, 20-2Fh, 30-3Fh...
32 Bytes	00-1Fh, 20-3Fh, 40-5Fh, 60-7Fh...
64 Bytes	00-3Fh, 40-7Fh, 80-BFh, C0-FFh


**Figure 21. Read Burst Instruction Sequence Diagram**



**Figure 21.1 Read Burst Instruction Sequence Diagram in QPI mode**

### Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.



The instruction sequence is shown in Figure 22. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven high, the self-timed Page Program cycle (whose duration is  $t_{pp}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.


The instruction sequence is shown in Figure 22.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.


**Figure 22. Page Program Instruction Sequence Diagram**

**Figure 22.1 Program Instruction Sequence in QPI Mode**

**Quad Input Page Program (QPP) (32h)**

The Quad Page Program (QPP) instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub> and DQ<sub>3</sub>. The Quad Page Program can improve performance for PROM Programmer and applications that have slow clock speeds < 5MHz. Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.

To use Quad Page Program (QPP) the WP# & Hold# Disable (WHDIS) bit in Status Register must be set to 1. A Write Enable instruction must be executed before the device will accept the Quad Page Program (QPP) instruction (Status Register-1, WEL=1). The instruction is initiated by driving the CS# pin low then shifting the instruction code “32h” followed by a 24-bit address (A23-A0) and at least one data byte, into the IO pins. The CS# pin must be held low for the entire length of the instruction while data is being sent to the device. All other functions of Quad Page Program (QPP) are identical to standard Page Program. The Quad Page Program (QPP) instruction sequence is shown in Figure 23.



**Figure 23. Quad Input Page Program Instruction Sequence Diagram (SPI Mode only)**


**Write Suspend (B0h)**

Write Suspend allows the interruption of Sector Erase, Half Block Erase, Block Erase or Page Program operations in order to read data in another portion of memory. The original operation can be continued with Write Resume command. The instruction sequence is shown in Figure 24.

Only one write operation can be suspended at a time; if an operation is already suspended, the device will ignore the Write Suspend command. Write Suspend during Chip Erase is ignored; Chip Erase is not a valid command while a write is suspended.

Suspend to suspend ready timing: 20us.

Resume to another suspend timing: 5ms.



**Figure 24. Write Suspend Instruction Sequence Diagram**

**Write Suspend During Sector Erase or Block Erase**

Issuing a Write Suspend instruction during Sector Erase, Half Block Erase or Block Erase allows the host to read any block that was not being erased. Any attempt to read from the suspended sector(s) will output unknown data because the Sector or Block Erase will be incomplete.


To execute a Write Suspend operation, the host drives CS# low, sends the Write Suspend command cycle (B0h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. The Suspend Status register indicates that the erase has been suspended by changing the WSE bit from “0” to “1”, but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the WIP bit in the Suspend Status register or after issue program suspend command, latency time 20us is needed before issue another command. For “Suspend to Read”, “Resume to Read”, “Resume to Suspend” timing specification please note Figure 25.1, 25.2 and 25.3.

### Write Suspend During Page Programming


Issuing a Write Suspend instruction during Page Programming allows the host to read any sector that is not being programmed. Any attempt to read from the suspended page will output unknown data because the program will be incomplete.

To execute a Write Suspend operation, the host drives CS# low, sends the Write Suspend command cycle (B0h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. The Suspend Status register indicates that the programming has been suspended by changing the WSP bit from “0” to “1”, but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the WIP bit in the Suspend Status register or wait after issue program suspend command, latency time 20us is needed before issue another command. For “Suspend to Read”, “Resume to Read”, “Resume to Suspend” timing specification please note Figure 25.1, 25.2 and 25.3.


The instruction sequence is shown in Figure 26.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 25.1 Suspend to Read Latency**



**Figure 25.2 Resume to Read Latency**



**Figure 25.3 Resume to Suspend Latency**




**Write Resume (30h)**


Write Resume restarts a Write command that was suspended, and changes the suspend status bit in the Suspend Status register (WSE or WSP) back to “0”.

The instruction sequence is shown in Figure 26. To execute a Write Resume operation, the host drives CS# low, sends the Write Resume command cycle (30h), then drives CS# high. A cycle is two nibbles long, most significant nibble first. To determine if the internal, self-timed Write operation completed, poll the WIP bit in the Suspend Status register, or wait the specified time  $t_{SE}$ ,  $t_{HBE}$ ,  $t_{BE}$  or  $t_{PP}$  for Sector Erase, Half Block Erase, Block Erase, or Page Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write times  $t_{SE}$ ,  $t_{HBE}$ ,  $t_{BE}$  or  $t_{PP}$ . Resume to another suspend operation requires latency time of 5ms.


The instruction sequence is shown in Figure 26.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 26. Write Resume Instruction Sequence Diagram**



**Figure 26.1 Write Suspend/Resume Instruction Sequence in QPI Mode**


**Figure 27. Write Suspend/Resume Flow**
**Note:**

1. The 'WIP' can be either checked by command '09' or '05' polling.
2. 'Wait for write cycle' can be referring to maximum write cycle time or polling the WIP.
3. 'Wait for suspend latency', after issue program suspend command, latency time 20us is needed before issue another command or polling the WIP.
4. The 'WES' and 'WSE' can be checked by command '09' polling.
5. 'Suspend done' means the chip can do further operations allowed by suspend spec.

**Sector Erase (SE) (20h)**


The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 28. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 30.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 28. Sector Erase Instruction Sequence Diagram**

**32KB Half Block Erase (HBE) (52h)**


The Half Block Erase (HBE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Half Block Erase (HBE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 29. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Half Block Erase (HBE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Half Block Erase cycle (whose duration is  $t_{HBE}$ ) is initiated. While the Half Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Half Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Half Block Erase (HBE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 30.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 29. 32KB Half Block Erase Instruction Sequence Diagram**

**64KB Block Erase (BE) (D8h)**


The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.


The instruction sequence is shown in Figure 30. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is  $t_{BE}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 30.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 30. 64KB Block Erase Instruction Sequence Diagram**



**Figure 30.1 Block/Sector Erase Instruction Sequence in QPI Mode**

**Chip Erase (CE) (C7h/60h)**


The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.


The instruction sequence is shown in Figure 31. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP3, BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more blocks are protected.

The instruction sequence is shown in Figure 31.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



**Figure 31. Chip Erase Instruction Sequence Diagram**



**Figure 31.1 Chip Erase Sequence in QPI Mode**

**Deep Power-down (DP) (B9h)**

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.


Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from  $I_{CC1}$  to  $I_{CC2}$ , as specified in Table 14.)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 32. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $I_{CC2}$  and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



**Figure 32. Deep Power-down Instruction Sequence Diagram**

Note:

1. RSTEN and RST cannot release the device from Deep power down mode.



**Release from Deep Power-down and Read Device ID (RDI)**

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.


When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code “ABh” and driving CS# high as shown in Figure 33. After the time duration of  $t_{RES1}$  (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the  $t_{RES1}$  time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code “ABh” followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 34. The Device ID value for the device are listed in Table 6. The Device ID can be read continuously. The instruction is completed by driving CS# high.


When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by  $t_{RES2}$ , and Chip Select (CS#) must remain High for at least  $t_{RES2}$  (max), as specified in Table 16. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.



**Figure 33. Release Power-down Instruction Sequence Diagram**




**Figure 34. Release Power-down / Device ID Instruction Sequence Diagram**

**Read Manufacturer / Device ID (90h)**

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code “90h” followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 35. The Device ID values for the device are listed in Table 6. If the 24-bit address is initially set to 000001h the Device ID will be read first

The Read Manufacturer/Device ID (90h) instruction is available in Standard SPI Mode only.



**Figure 35. Read Manufacturer / Device ID Diagram**

**Read Identification (RDID) (9Fh)**


The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte.

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The instruction sequence is shown in Figure 36. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

The Read Identification (RDID) instruction is available in Standard SPI Mode only.



**Figure 36. Read Identification (RDID)**

**Enter OTP Mode (3Ah)**

This Flash has an extra 512 bytes OTP sector, user must issue ENTER OTP MODE command to read, program or erase OTP sector. After entering OTP mode, the OTP sector is mapping to sector 63, **SRP bit** becomes OTP\_LOCK bit and can be read with RDSR command. The Chip Erase, Bank Erase, Half Bank Erase, Suspend and Resume commands are also disabled.

In OTP mode, user can read other sectors, but program/erase other sectors only allowed when OTP\_LOCK bit equal to '0'.

User can use WRDI (04H) command to exit OTP mode.

The instruction sequence is shown in Figure 37.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.


**Erase OTP Command (20h)**


User **only** can use Sector Erase (20h) command only to erase OTP data.

**Table 10. OTP Sector Address**

Sector	Sector Size	Address Range
63	512 byte	03F000h – 03F1FFh

Note: The OTP sector is mapping to sector 63


**Figure 37. Enter OTP Mode**




**Figure 37.1 Enter OTP Mode Sequence in QPI Mode**

**Read SFDP Mode (5Ah)**

The device features Serial Flash Discoverable Parameters (SFDP) mode. Host system can retrieve the operating characteristics, structure and vendor specified information such as identifying information, memory size, operating voltage and timing information of this device by SFDP mode.

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read SFDP Mode is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency FR, during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 38. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Serial Flash Discoverable Parameters (SFDP) instruction. When the highest address is reached, the address counter rolls over to 0x00h, allowing the read sequence to be continued indefinitely. The Serial Flash Discoverable Parameters (SFDP) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Serial Flash Discoverable Parameters (SFDP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.



**Figure 38. Read SFDP Mode Instruction Sequence Diagram**

**Table 11. Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification Data Value (Advanced Information)**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
<b>SFDP Signature</b>	00h	07 : 00	53h	Signature [31:0]: Hex: 50444653
	01h	15 : 08	46h	
	02h	23 : 16	44h	
	03h	31 : 24	50h	
<b>SFDP Minor Revision Number</b>	04h	07 : 00	00h	Star from 0x00
<b>SFDP Major Revision Number</b>	05h	15 : 08	01h	Star from 0x01
<b>Number of Parameter Headers (NPH)</b>	06h	23 : 16	00h	1 parameter header
<b>Unused</b>	07h	31 : 24	FFh	Reserved
<b>ID Number</b>	08h	07 : 00	00h	JEDEC ID
<b>Parameter Table Minor Revision Number</b>	09h	15 : 08	00h	Star from 0x00
<b>Parameter Table Major Revision Number</b>	0Ah	23 : 16	01h	Star from 0x01
<b>Parameter Table Length (in DW)</b>	0Bh	31 : 24	09h	9 DWORDs
<b>Parameter Table Pointer (PTP)</b>	0Ch	07 : 00	30h	000030h
	0Dh	15 : 08	00h	
	0Eh	23 : 16	00h	
<b>Unused</b>	0Fh	31 : 24	FFh	Reserved



**Table 12. Parameter ID (0) (Advanced Information) 1/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment	
<b>Block / Sector Erase sizes</b> Identifies the erase granularity for all Flash Components	30h	00	01b	00 = reserved 01 = 4KB erase 10 = reserved 11 = 64KB erase	
		01			
<b>Write Granularity</b>		02	1b	0 = No, 1 = Yes	
<b>Write Enable Instruction Required for Writing to Volatile Status Register</b>		03	00b	00 = N/A 01 = use 50h opcode 11 = use 06h opcode	
<b>Write Enable Opcode Select for Writing to Volatile Status Register</b>		04			
<b>Unused</b>		05	111b	Reserved	
		06			
		07			
<b>4 Kilo-Byte Erase Opcode</b>		31h	08	20h	4 KB Erase Support (FFh = not supported)
			09		
	10				
	11				
	12				
	13				
	14				
<b>Supports (1-1-2) Fast Read</b> Device supports single input opcode & address and dual output data Fast Read	32h	16	1b	0 = not supported 1 = supported	
		<b>Address Byte</b> Number of bytes used in addressing for flash array read, write and erase.	17	00b	00 = 3-Byte 01 = 3- or 4-Byte (e.g. defaults to 3-Byte mode; enters 4-Byte mode on command) 10 = 4-Byte 11 = reserved
18					
<b>Supports Double Transfer Rate (DTR) Clocking</b> Indicates the device supports some type of double transfer rate clocking.		19	0b	0 = not supported 1 = supported	
<b>Supports (1-2-2) Fast Read</b> Device supports single input opcode, dual input address, and dual output data Fast Read		20	1b	0 = not supported 1 = supported	
<b>Supports (1-4-4) Fast Read</b> Device supports single input opcode, quad input address, and quad output data Fast Read		21	1b	0 = not supported 1 = supported	
<b>Supports (1-1-4) Fast Read</b> Device supports single input opcode & address and quad output data Fast Read		22	1b	0 = not supported 1 = supported	
<b>Unused</b>		23	1b	Reserved	
<b>Unused</b>		33h	24	FFh	Reserved
			25		
	26				
	27				
	28				
	29				
	30				
31					

**Table 12. Parameter ID (0) (Advanced Information) 2/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31 : 00	001FFFFFFh	2 Mbits

**Table 12. Parameter ID (0) (Advanced Information) 3/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
<b>(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>	38h	00	00100b	4 dummy clocks
		01		
		02		
		03		
		04		
<b>Quad Input Address Quad Output (1-4-4) Fast Read Number of Mode Bits</b>	38h	05	010b	8 mode bits
		06		
		07		
<b>(1-4-4) Fast Read Opcode</b> Opcode for single input opcode, quad input address, and quad output data Fast Read.	39h	08	EBh	
		09		
		10		
		11		
		12		
		13		
		14		
<b>(1-1-4) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>	3Ah	16	01000b	8 dummy clocks
		17		
		18		
		19		
<b>(1-1-4) Fast Read Number of Mode Bits</b>	3Ah	21	000b	Not Supported
		22		
<b>(1-1-4) Fast Read Opcode</b> Opcode for single input opcode & address and quad output data Fast Read.	3Bh	23	6Bh	
		31 : 24		

**Table 12. Parameter ID (0) (Advanced Information) 4/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
<b>(1-1-2) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>	3Ch	00	01000b	8 dummy clocks
		01		
		02		
		03		
		04		
<b>(1-1-2) Fast Read Number of Mode Bits</b>	3Ch	05	000b	Not Supported
		06		
		07		
<b>(1-1-2) Fast Read Opcode</b> Opcode for single input opcode & address and dual output data Fast Read.	3Dh	15 : 08	3Bh	
<b>(1-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>	3Eh	16	00100b	4 dummy clocks
		17		
		18		
		19		
		20		
<b>(1-2-2) Fast Read Number of Mode Bits</b>	3Eh	21	000b	Not Supported
		22		
		23		
<b>(1-2-2) Fast Read Opcode</b> Opcode for single input opcode, dual input address, and dual output data Fast Read.	3Fh	31 : 24	BBh	

**Table 12. Parameter ID (0) (Advanced Information) 5/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
<b>Supports (2-2-2) Fast Read</b> Device supports dual input opcode & address and dual output data Fast Read.	40h	00	0b	0 = not supported 1 = supported
Reserved. These bits default to all 1's		01	111b	Reserved
		02		
		03		
<b>Supports (4-4-4) Fast Read</b> Device supports Quad input opcode & address and quad output data Fast Read.		04	1b	0 = not supported 1 = supported (EQPI Mode)
Reserved. These bits default to all 1's		05	111b	Reserved
		06		
	07			
Reserved. These bits default to all 1's	43h : 41h	31 : 08	FFFFFFh	Reserved

**Table 12. Parameter ID (0) (Advanced Information) 6/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	45h : 44h	15 : 00	FFFFh	Reserved
<b>(2-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>	46h	16	00000b	Not Supported
		17		
		18		
		19		
		20		
<b>(2-2-2) Fast Read Number of Mode Bits</b>	46h	21	000b	Not Supported
		22		
		23		
<b>(2-2-2) Fast Read Opcode</b> Opcode for dual input opcode & address and dual output data Fast Read.	47h	31 : 24	FFh	Not Supported

**Table 12. Parameter ID (0) (Advanced Information) 7/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	49h : 48h	15 : 00	FFFFh	Reserved
<b>(4-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output</b>	4Ah	16	00100b	4 dummy clocks
		17		
		18		
		19		
		20		
<b>(4-4-4) Fast Read Number of Mode Bits</b>	4Ah	21	010b	8 mode bits
		22		
		23		
<b>(4-4-4) Fast Read Opcode</b> Opcode for quad input opcode/address, quad output data Fast Read.	4Bh	31 : 24	EBh	Must Enter EQPI Mode Firstly

**Table 12. Parameter ID (0) (Advanced Information) 8/9**


Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
<b>Sector Type 1 Size</b>	4Ch	07 : 00	0Ch	4 KB
<b>Sector Type 1 Opcode</b>	4Dh	15 : 08	20h	
<b>Sector Type 2 Size</b>	4Eh	23 : 16	0Fh	32 KB
<b>Sector Type 2 Opcode</b>	4Fh	31 : 24	52h	

**Table 12. Parameter ID (0) (Advanced Information) 9/9**

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
<b>Sector Type 3 Size</b>	50h	07 : 00	10h	64 KB
<b>Sector Type 3 Opcode</b>	51h	15 : 08	D8h	
<b>Sector Type 4 Size</b>	52h	23 : 16	00h	Not Supported
<b>Sector Type 4 Opcode</b>	53h	31 : 24	FFh	Not Supported

## Power-up Timing

All functionalities and DC specifications are specified for a Vcc ramp rate of greater than 1V per 100 ms (0V to 1.65V in less than 270 ms). See Table 13 and Figure 39 for more information.



**Figure 39. Power-up Timing**

**Table 13. Power-Up Timing**

Symbol	Parameter	Min.	Unit
$T_{PU-READ}^{(1)}$	V <sub>CC</sub> Min to Read Operation	100	μs
$T_{PU-WRITE}^{(1)}$	V <sub>CC</sub> Min to Write Operation	100	μs

**Note:**

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

**INITIAL DELIVERY STATE**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

**Table 14. DC Characteristics**

( $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ;  $V_{CC} = 1.65\text{-}1.95\text{V}$ )


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{LI}$	Input Leakage Current			1	$\pm 2$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current			1	$\pm 2$	$\mu\text{A}$
$I_{CC1}$	Standby Current	$CS\# = V_{CC}, V_{IN} = V_{SS}$ or $V_{CC}$		0.1	10	$\mu\text{A}$
$I_{CC2}$	Deep Power-down Current	$CS\# = V_{CC}, V_{IN} = V_{SS}$ or $V_{CC}$		0.1	10	$\mu\text{A}$
$I_{CC3}$	Operating Current (READ)	CLK = 0.1 $V_{CC}$ / 0.9 $V_{CC}$ at 104MHz in Fast Read, DQ = open		6	12	mA
		CLK = 0.1 $V_{CC}$ / 0.9 $V_{CC}$ at 104MHz in Quad read, DQ = open		9	18	mA
$I_{CC4}$	Operating Current (PP)	$CS\# = V_{CC}$		15	20	mA
$I_{CC5}$	Operating Current (WRSR)	$CS\# = V_{CC}$		4	8	mA
$I_{CC6}^1$	Operating Current (SE)	$CS\# = V_{CC}$		5	10	mA
$I_{CC7}^1$	Operating Current (BE)	$CS\# = V_{CC}$		5	10	mA
$V_{IL}$	Input Low Voltage		-0.5		$0.2 V_{CC}$	V
$V_{IH}$	Input High Voltage		$0.7V_{CC}$		$V_{CC}+0.4$	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 100 \mu\text{A}, V_{CC} = V_{CC} \text{ Min.}$			0.3	V
$V_{OH}$	Output High Voltage	$I_{OH} = -100 \mu\text{A}, V_{CC} = V_{CC} \text{ Min.}$	$V_{CC} - 0.2$			V

Note:

- Erase current measure on all cells = '0' state.

**Table 15. AC Measurement Conditions**

Symbol	Parameter	Min.	Max.	Unit
$C_L$	Load Capacitance	30		pF
	Input Rise and Fall Times		5	ns
	Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$		V
	Output Timing Reference Voltages	$V_{CC} / 2$		V





**Figure 40. AC Measurement I/O Waveform**

**Table 16. AC Characteristics**
 $(T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}; V_{CC} = 1.65\text{-}1.95\text{V})$ 

Symbol	Alt	Parameter	Min	Typ	Max	Unit	
$F_R$	$F_C$	Serial Clock Frequency for: FAST_READ, PP, SE, HBE, BE, DP, RES, WREN, WRDI, WRSR, Dual Output Fast Read , RDSR	D.C.		104	MHz	
		Serial Clock Frequency for: Read Burst, RDID, Quad Output Fast Read, Quad I/O Fast Read and EQPI.	D.C.		104	MHz	
$f_R$		Serial Clock Frequency for READ.	D.C.		50	MHz	
$t_{CH}^1$		Serial Clock High Time	4.5			ns	
$t_{CL}^1$		Serial Clock Low Time	4.5			ns	
$t_{CLCH}^2$		Serial Clock Rise Time (Slew Rate)	0.1			V / ns	
$t_{CHCL}^2$		Serial Clock Fall Time (Slew Rate)	0.1			V / ns	
$t_{SLCH}$	$t_{CSS}$	CS# Active Setup Time	5			ns	
$t_{CHSH}$		CS# Active Hold Time	5			ns	
$t_{SHCH}$		CS# Not Active Setup Time	5			ns	
$t_{CHSL}$		CS# Not Active Hold Time	5			ns	
$t_{SHSL}$	$t_{CSH}$	CS# High Time	30			ns	
$t_{SHQZ}^2$	$t_{DIS}$	Output Disable Time			6	ns	
$t_{CLQX}$	$t_{HO}$	Output Hold Time	0			ns	
$t_{DVCH}$	$t_{DSU}$	Data In Setup Time	2			ns	
$t_{CHDX}$	$t_{DH}$	Data In Hold Time	5			ns	
$t_{HLCH}$		HOLD# Low Setup Time ( relative to CLK )	5			ns	
$t_{HHCH}$		HOLD# High Setup Time ( relative to CLK )	5			ns	
$t_{CHHH}$		HOLD# Low Hold Time ( relative to CLK )	5			ns	
$t_{CHHL}$		HOLD# High Hold Time ( relative to CLK )	5			ns	
$t_{HLQZ}^2$	$t_{HZ}$	HOLD# Low to High-Z Output			6	ns	
$t_{HHQX}^2$	$t_{LZ}$	HOLD# High to Low-Z Output			6	ns	
$t_{CLQV}$	$t_V$	Output Valid from CLK for 30 pF			8	ns	
		Output Valid from CLK for 15 pF			6		
$t_{WHSL}^3$		Write Protect Setup Time before CS# Low	20			ns	
$t_{SHWL}^3$		Write Protect Hold Time after CS# High	100			ns	
$t_{DP}^2$		CS# High to Deep Power-down Mode			3	$\mu\text{s}$	
$t_{RES1}^2$		CS# High to Standby Mode without Electronic Signature read			3	$\mu\text{s}$	
$t_{RES2}^2$		CS# High to Standby Mode with Electronic Signature read			1.8	$\mu\text{s}$	
$t_W$		Write Status Register Cycle Time		2	50	ms	
$t_{PP}$		Page Programming Time		0.3	2.5	ms	
$t_{SE}$		Sector Erase Time		0.04	0.3	s	
$t_{HBE}$		32KB Block Erase Time		0.1	0.8	s	
$t_{BE}$		64KB Block Erase Time		0.15	2	s	
$t_{CE}$		Chip Erase Time		1	3	s	
	$t_{SR}$	Software Reset Latency	WIP = write operation			28	$\mu\text{s}$
			WIP = not in write operation			0	$\mu\text{s}$

**Note:**

1.  $t_{CH} + t_{CL}$  must be greater than or equal to  $1/f_C$ .
2. Value guaranteed by characterization, not 100% tested in production.
3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.


**Figure 41. Serial Output Timing**

**Figure 42. Input Timing**

**Figure 43. Hold Timing**



## ABSOLUTE MAXIMUM RATINGS

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	°C
Output Short Circuit Current <sup>*1</sup>	200	mA
Input and Output Voltage (with respect to ground) <sup>*2</sup>	-0.5 to $V_{CC}+0.5$	V
$V_{CC}$	-0.5 to $V_{CC}+0.5$	V

**Note:**


1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
2. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may undershoot  $V_{SS}$  to -1.0V for periods of up to 50ns and to -2.0V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is  $V_{CC} + 0.5V$ . During voltage transitions, outputs may overshoot to  $V_{CC} + 1.5V$  for periods up to 20ns. See figure below.

## RECOMMENDED OPERATING RANGES <sup>\*1</sup>


Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	°C
Operating Supply Voltage $V_{CC}$	Full: 1.65 to 1.95	V

**Note:**

1. Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform




Maximum Positive Overshoot Waveform

**Table 17. CAPACITANCE**

 (  $V_{CC} = 1.65-1.95V$  )

Parameter Symbol	Parameter Description	Test Setup	Typ	Max	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0$		6	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0$		8	pF


**Note:** Sampled only, not 100% tested, at  $T_A = 25^{\circ}C$  and a frequency of 20MHz.

**PACKAGE MECHANICAL**
**Figure 44. SOP 8 ( 150 mil )**


SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	1.35	---	1.75
A1	0.10	---	0.25
A2	---	---	1.50
D	4.80	---	5.00
E	5.80	---	6.20
E1	3.80	---	4.00
e	---	1.27	---
b	0.33	---	0.51
L	0.4	---	1.27
$\theta$	$0^{\circ}$	---	$8^{\circ}$


Note : 1. Coplanarity: 0.1 mm

2. Max. allowable mold flash is 0.15 mm  
at the pkg ends, 0.25 mm between leads.

**Figure 45. VSOP 8 ( 150 mil )**



SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	--	--	0.90
A1	0.05	0.10	0.15
A2	0.65	0.70	0.75
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	---	1.27	---
b	0.33	0.41	0.51
L	0.40	0.71	1.27
$\theta$	0	--	10

Note : 1. Coplanarity: 0.1 mm  
 2. Max. allowable mold flash is 0.15 mm at the pkg ends, 0.25 mm between leads.

**Figure 46. USON (8L 2x3x0.55mm)**



SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	0.50	0.55	0.60
A1	0.00	0.035	0.05
A2	---	0.40	0.425
A3	0.152 REF		
D	2.90	3.00	3.10
E	1.90	2.00	2.10
J	0.10	0.20	0.30
K	1.50	1.60	1.70
e	0.5 BSC		
b	0.20	0.25	0.30
L	0.30	---	---
L1	0.40	0.45	0.50
L2	---	---	0.15

Notice: This package can't contact to metal trace or pad on board due to expose metal pad underneath the package.

**Figure 47. USON (8L 2x3x0.45mm)**


Symbol	Dimension in mm		
	Min.	Norm.	Max.
<b>A</b>	0.40	0.45	0.50
<b>A1</b>	0.00	-	0.05
<b>A2</b>	0.152 REF		
<b>b</b>	0.20	0.25	0.30
<b>D</b>	2.90	3.00	3.10
<b>D1</b>	0.10	0.20	0.30
<b>E</b>	1.90	2.00	2.10
<b>E1</b>	1.50	1.60	1.70
<b>e</b>	0.50 BSC		
<b>L</b>	0.30	-	-
<b>L1</b>	0.40	0.45	0.50
<b>L2</b>	-	-	0.15


Controlling dimension: millimeter (Revision date : Dec 22 2016)

**Figure 48. VDFN 8 ( 5x6 mm )**


Controlling dimensions are in millimeters (mm).

SYMBOL	DIMENSION IN MM		
	MIN.	NOR	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.04
A2	---	0.20	---
D	5.90	6.00	6.10
E	4.90	5.00	5.10
D2	3.30	3.40	3.50
E2	3.90	4.00	4.10
e	---	1.27	---
b	0.35	0.40	0.45
L	0.55	0.60	0.65

Note : 1. Coplanarity: 0.1 mm

**Figure 49. WLCSP (Package Code: SP)**



SYM.	DIMENSION (mm)		
	MIN.	NOM.	MAX.
A	0.270	0.300	0.330
A1	0.100	0.115	0.130
A2	0.135	0.160	0.185
A3	0.025 BSC		
øb	0.180	0.200	0.220
D	NOTE		
D1	0.700 BSC		
E	NOTE		
E1	0.700 BSC		
⊕	0.350 BSC		

**Note: Please contact ESMT sales for more detailed information**



**ORDERING INFORMATION**

EN25S20A - 104 G I P 2SF



**Revisions List**

Revision No	Description	Date
Preliminary 0.1	Initial Release	2017/11/21
1.0	Delete "Preliminary"	2018/03/15
1.1	Delete Plastic Packages Temperature	2020/10/23
1.2	1. Add WLCSP (code: SP) package 2. Add Important Notice 3. Correct Overshoot Waveform description	2023/03/27

## Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.