

GD25WD80C

DATASHEET



CONTENTS

1. FI	EATURES	4
2. G	ENERAL DESCRIPTION	5
3. M	IEMORY ORGANIZATION	7
4. DI	EVICE OPERATION	8
5. D A	ATA PROTECTION	9
6. ST	TATUS REGISTER	10
7. C	OMMANDS DESCRIPTION	11
7.1.	Write Enable (WREN) (06H)	
7.2.	Write Disable (WRDI) (04H)	
7.3.	READ STATUS REGISTER (RDSR) (05H)	
7.4.	Write Status Register (WRSR) (01H)	
7.5.	READ DATA BYTES (READ) (03H)	
7.6.	READ DATA BYTES AT HIGHER SPEED (FAST READ) (0BH)	
7.7.	DUAL OUTPUT FAST READ (3BH)	16
7.8.	PAGE PROGRAM (PP) (02H)	17
7.9.	SECTOR ERASE (SE) (20H)	18
7.10.	. 32KB Block Erase (BE) (52H)	18
7.11.	. 64KB Block Erase (BE) (D8H)	19
7.12.	. Chip Erase (CE) (60/C7H)	19
7.13.	. DEEP POWER-DOWN (DP) (B9H)	20
7.14.	. RELEASE FROM DEEP POWER-DOWN / READ DEVICE ID (ABH)	21
7.15.	. READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	22
7.16.	. READ IDENTIFICATION (RDID) (9FH)	23
7.17.	. READ UNIQUE ID (4BH)	24
8. EI	LECTRICAL CHARACTERISTICS	25
8.1.	POWER-ON TIMING	25
8.2.	INITIAL DELIVERY STATE	25
8.3.	ABSOLUTE MAXIMUM RATINGS	25
8.4.	CAPACITANCE MEASUREMENT CONDITIONS	26
8.5.	DC CHARACTERISTICS	27
8.6.	AC CHARACTERISTICS	30
9. O	RDERING INFORMATION	37
9.1. V	Valid Part Numbers	38
10.	PACKAGE INFORMATION	40
10.1.	PACKAGE SOP8 150MIL	40
10.2	DACKACE SODS 208MII	41

Giga	Uniform Sector Device Standard and Dual Serial Flash	GD25WD80C
10.3.	PACKAGE TSSOP8 173MIL	42
10.4.	PACKAGE DIP8 300MIL	43
10.5.	PACKAGE USON8 (1.5*1.5MM)	44
10.6.	PACKAGE USON8 (3*2mm, THICKNESS 0.45mm)	45
11.	REVISION HISTORY	46

GD25WD80C

1. FEATURES

- ♦ 8M-bit Serial Flash
 - -1024K-byte
 - -256 bytes per programmable page
- ◆ Standard, Dual Output

-Standard SPI: SCLK, CS#, SI, SO, WP# -Dual Output: SCLK, CS#, IO0, O1, WP#

- ◆ Clock Frequency
 - -100MHz for fast read on 3.0~3.6V power supply
 - Dual Output Data Transfer up to 160Mbits/s
 - -70MHz for fast read on 2.1~3.0V power supply
 - Dual Output Data Transfer up to 120Mbits/s
 - -50MHz for fast read on 1.65~2.1V power supply
 - Dual Output Data Transfer up to 80Mbits/s
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
- ◆ Minimum 100,000 Program/Erase Cycles
- Data Retention
 - -20-year data retention typical

◆ Fast Program/Erase Speed

-Page Program time: 1.6ms typical -Sector Erase time: 150ms typical -Block Erase time: 0.5/0.8s typical -Chip Erase time: 12s typical

- ◆ Flexible Architecture
 - -Uniform Sector of 4K-byte
 - -Uniform Block of 32/64k-byte
- ◆ Low Power Consumption
 - -0.1uA typical standby current
 - -0.1uA typical power down current
- ◆ Advanced Security Features
 - -128-bit Unique ID for each device
- ◆ Single Power Supply Voltage

-Full voltage range: 1.65~3.6V


- Package option
 - -SOP8 150MIL
 - -SOP8 208MIL
 - -TSSOP8 173MIL
 - -DIP8 300MIL
 - -USON8 1.5*1.5MM
 - -USON8 3*2MM



2. GENERAL DESCRIPTION

The GD25WD80C (8M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual Output: Serial Clock, Chip Select, Serial Data I/O0 (SI), O1 (SO). The Dual Output data is transferred with maximum speed of 160Mbits/s.

CONNECTION DIAGRAM




PIN DESCRIPTION

Pin Name	I/O	Description
CS#	1	Chip Select Input
SO (O1)	0	Data Output (Data Output 1)
WP#	ı	Write Protect Input
vss		Ground
SI (IO0)	I/O	Data Input (Data Input Output 0)
SCLK	ı	Serial Clock Input
NC		No Connection
vcc		Power Supply

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

BLOCK DIAGRAM





3. MEMORY ORGANIZATION

GD25WD80C

Each device has	Each block has	Each sector has	Each page has	
1M	64/32K	4K	256	bytes
4K	256/128	16	-	pages
256	16/8	-	-	sectors
16/32	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25WD80C 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	255	0FF000H	0FFFFH
15			
	240	0F0000H	0F0FFFH
	239	0EF000H	0EFFFFH
14			
	224	0E0000H	0E0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFH
0			
	0	000000H	000FFFH

GD25WD80C

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25WD80C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25WD80C supports Dual Output operation when using the "Dual Output Fast Read" (3BH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual Output command the SI and SO pins become bidirectional I/O pins: IO0 and O1.



5. DATA PROTECTION

The GD25WD80C provides the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will reset to 0 in the following situations:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP2, BP1, BP0) bits define the section of the protected memory area which is read-only and unalterable.
- Hardware Protection Mode: WP# goes low to protect the BP0~BP2 bits and SRP bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.
- Write Inhibit Voltage (VWI): Device would reset automatically when VCC is below a certain threshold VWI.

Table1. GD25WD80C Protected area size

Status	Status Register Content		Memory Content				
BP2	BP1	BP0	Blocks	Addresses	Density	Portion	
0	0	0	NONE	NONE	NONE	NONE	
0	0	1	Sector 0 to 253	000000H-0FDFFFH	1016KB	Lower 254/256	
0	1	0	Sector 0 to 251	000000H-0FBFFFH	1008KB	Lower 252/256	
0	1	1	Sector 0 to 247	000000H-0F7FFFH	992KB	Lower 248/256	
1	0	0	Sector 0 to 239	000000H-0EFFFFH	960KB	Lower 240/256	
1	0	1	Sector 0 to 223	000000H-0DFFFFH	896KB	Lower 224/256	
1	1	0	Sector 0 to 191	000000H-0BFFFFH	768KB	Lower 192/256	
1	1	1	All	000000H-0FFFFFH	1024KB	ALL	

GD25WD80C

6. STATUS REGISTER

S7	S6	S5	S4	S3	S2	S 1	S0
SRP	Reserved	Reserved	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit.

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit is set to 1, it means the device is busy in program/erase/write status register progress. when WIP bit is cleared to 0, it means the device is not in program/erase/write status register progress. The default value of WIP is 0.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted. The default value of WEL is 0.

BP2, BP1, BP0 bits.

The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, BP0) bits are all 0. The default value of BP2:0 are 0s.

SRP bit

The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal set the device to the Hardware Protected mode. When the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low. In this mode, the non-volatile bits of the Status Register(SRP, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is not execution. The default value of SRP is 0.

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device by the host system, with the most significant bit first. On the first rising edge of SCLK after CS# is driven low, the one-byte command code must be shifted into the device, with the most significant bit first on SI, and each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or data bytes, or dummy bytes. CS# must be driven high after the last bit of the command sequence has been completed.

For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, which means the clock pulse number should be an exact multiple of eight. Otherwise the command is rejected to executed. Especially for Page Program command, if at any time the input end is not a completed byte, nothing will be written into the memory array, neither would WEL bit be reset.

Table2. Commands

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Read Status Register	05H	(S7-S0)					(continuous)
Write Status Register	01H	S7-S0					
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Page Program	02 H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Deep Power-Down	В9Н						
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(DID7- DID0)		(continuous)
Release From Deep Power-Down	ABH						
Manufacturer/ Device ID	90H	00H	00H	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
Read Identification	9FH	(MID7- MID0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
Read Unique ID	4BH	00H	00H	00H	dummy	(UID7- UID0)	(continuous)

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

O1 = (D7, D5, D3, D1)



GD25WD80C

TABLE OF ID DEFINATION:

GD25WD80C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	64	14
90H	C8		13
ABH			13



7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit to 1. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) command.

The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

SCLK 0 1 2 3 4 5 6 7

SCLK Command Command O6H

High-Z

Figure 1. Write Enable Sequence Diagram

7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit to 0. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.

The Write Disable command sequence: CS# goes low→Sending the Write Disable command →CS# goes high.




Figure 2. Write Disable Sequence Diagram



7.3. Read Status Register (RDSR) (05H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress.

When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0.

CS# 10 12 13 14 **SCLK** Command SI 05H S7~S0 out SO High-Z 3 $\langle 3 \rangle$ 2 4 (4) **MSB MSB**

Figure 3. Read Status Register Sequence Diagram

7.4. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. A Write Enable (WREN) instruction must be executed previously to set the Write Enable Latch (WEL) bit, before it can be accepted.

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (SI).

The Write Status Register (WRSR) instruction has no effect on S6, S5, S1 and S0 of the Status Register. S6 and S5 are always read as 0. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (the duration is tW) is initiated. While the Write Status Register cycle is in progress, reading Status Register to check the Write In Progress (WIP) bit is achievable.

The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and turn to 0 on the completion of the Write Status Register. When the cycle is completed, the Write Enable Latch (WEL) is reset to 0.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP2, BP1, BP0) bits, which are utilized to define the size of the read-only area.

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal, by setting which the device can enter into Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once enter into the Hardware Protected Mode (HPM).




Figure 4. Write Status Register Sequence Diagram

7.5. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit being latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit being shifted out, at a Max frequency f_R , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 5. Read Data Bytes Sequence Diagram

7.6. Read Data Bytes At Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit being latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit being shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.





Figure 6. Read Data Bytes at Higher Speed Sequence Diagram



7.7. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit being latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure7. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure7. Dual Output Fast Read Sequence Diagram





7.8. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI.

If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence.

The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure 8.

If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command is not executed when it is applied to a page protected by the Block Protect (BP2, BP1, BP0).




Figure8. Page Program Sequence Diagram



7.9. Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the specific sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure9. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tsE) is initiated. While the Sector Erase cycle is in progress, the Status Register is accessed to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and becomes 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP2, BP1, BP0) bit (see Table1) is not executed.




Figure 9. Sector Erase Sequence Diagram

7.10. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure10. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register is accessed to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and becomes 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table1) is not executed.




Figure 10. 32KB Block Erase Sequence Diagram



7.11. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure11. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register is accessed to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and becomes 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table1) is not executed.

Figure 11. 64KB Block Erase Sequence Diagram

7.12. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure 12. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, BP0) bits are all 0. The Chip Erase (CE) command is not excuted if any sector is under protection.




Figure 12. Chip Erase Sequence Diagram



7.13. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to enter the lowest consumption mode (the Deep Power-Down Mode). Unlike deselecting the device by driving CS# high, or entering into the Standby Mode (if there is no internal cycle currently in progress), the Deep Power-Down Mode provides an extra software protection mechanism while the device is not in active use. The only access to this mode is by executing the Deep Power-Down (DP) command. Since in the Deep Power-Down mode, the device ignores all Write, Program and Erase commands. Once the device is in the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. This releases the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always Power-Up in the Standby Mode. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure 13. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to t_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

SCLK

O 1 2 3 4 5 6 7

SCLK

Command

Stand-by mode Deep Power-down mode

B9H

Figure 13. Deep Power-Down Sequence Diagram



7.14. Release from Deep Power-Down / Read Device ID (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command, which can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

When used to release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 14. Release from Power-Down will take the time duration of tress (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must keep high during the tress time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 15. The Device ID value for the GD25WD80C is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.


When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure15, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down and Read Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

SCLK O 1 2 3 4 5 6 7 TRES1

SCLK Command Deep Power-down mode Stand-by mode

Figure 14. Release Power-Down Sequence Diagram







7.15. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After that, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 16. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 16. Read Manufacture ID/ Device ID Sequence Diagram



7.16. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. Any Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 17. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 17. Read Identification ID Sequence Diagram



Read Unique ID (4BH) 7.17.

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → 3-Byte Address (000000H) →Dummy Byte→128bit Unique ID Out →CS# goes high.

CS# 5 28 29 30 31 **SCLK** 24-bit address Command SI 4BH High-Z SO CS# 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 SCLK SI (0 Data Out1 $\sqrt{5}\sqrt{4}\sqrt{3}\sqrt{2}$ SO

Figure 18. Read Unique ID Sequence Diagram



8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING

Figure 19. Power-On Timing Sequence Diagram




Table 3. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC(min.)to device operation	0.3		ms
VWI	Write Inhibit Voltage	1	1.55	V
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		0.5	V
tPWD	The minimum duration for ensuring initialization will occur	300		us

8.2. INITIAL DELIVERY STATE


The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}$
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	$^{\circ}\mathbb{C}$
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 4.2	V

Figure 20. Maximum Negative/positive Overshoot Diagram

Maximum Negative Overshoot Waveform




Maximum Positive Overshoot Waveform 20ns Vcc + 2.0VVcc 20ns 20ns

8.4. CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Тру	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
C∟	Load Capacitance	30		pF		
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage	0.5VCC			V	

Figure 21. Input Test Waveform and Measurement Level



8.5. DC CHARACTERISTICS

(T= -40 $^{\circ}\text{C}$ ~85 $^{\circ}\text{C}$, VCC=1.65~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
lu	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
Icc ₁	Standby Current	CS#=VCC,		0.1	2	μA
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		0.1	2	μΑ
		V _{IN} =VCC or VSS				
		CLK=0.1VCC / 0.9VCC				
		at 100MHz,		3	6	mA
		Q=Open(*1 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 80MHz,		2.5	4.5	m/
		Q=Open(*1 I/O,*2 Output)				
		CLK=0.1VCC / 0.9VCC				
Іссз	Operating Current (Read)	at 50MHz,		1.3	3.5	m/
		Q=Open(*1 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 40MHz,		1.6	4	m/
		Q=Open(*1 I/O,*2 Output)				
		CLK=0.1VCC / 0.9VCC				
		at 16MHz,		1.2	2.5	m/
		Q=Open(*1 I/O,*2 Output)				
I _{CC4}	Operating Current (PP)	CS#=VCC		7	20	m/
I _{CC5}	Operating Current (WRSR)	CS#=VCC		7	20	m/
Icc ₆	Operating Current (SE)	CS#=VCC		7	20	m/
Icc7	Operating Current (BE)	CS#=VCC		7	20	m/
Icc8	Operating Current (CE)	CS#=VCC		7	20	m/
VIL	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
VoL	Output Low Voltage	I _{OL} =100μA			0.4	V
Vон	Output High Voltage	Іон =-100µА	VCC-0.2			V

- 1. Typical value tested at T = 25° C. Icc3 (\geq 80MHz) tested at VCC = 3.3V. Icc3 (<80MHz) tested at VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C~105°C, VCC=1.65~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lu	Input Leakage Current				±2	μA
I _{LO}	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		0.1	10	μA
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		0.1	10	μA
		V _{IN} =VCC or VSS				
		CLK=0.1VCC / 0.9VCC				
		at 100MHz,		3	22	mA
		Q=Open(*1 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 80MHz,		2.5	20	mA
l ,	On a reating at Commont (Danel)	Q=Open(*1 I/O,*2 Output)				
Іссз	Operating Current (Read)	CLK=0.1VCC / 0.9VCC				
		at 40MHz,		1.6	7	mA
		Q=Open(*1 I/O,*2 Output)				
		CLK=0.1VCC / 0.9VCC				
		at 16MHz,		1.2	5.5	mA
		Q=Open(*1 I/O,*2 Output)				
Icc4	Operating Current (PP)	CS#=VCC		7	30	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		7	30	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		7	30	mA
Icc7	Operating Current (BE)	CS#=VCC		7	30	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		7	30	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.4	V
Voн	Output High Voltage	Іон =-100μА	VCC-0.2			V

- 1. Typical value tested at T = 25 °C. Icc3 (>50MHz) tested at VCC = 3.3V. Icc3 (\leq 50MHz) tested at VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C~125°C, VCC=1.65~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μA
I _{LO}	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		0.1	15	μΑ
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		0.1	15	μΑ
		V _{IN} =VCC or VSS				
		CLK=0.1VCC / 0.9VCC				
		at 100MHz,		3	22	mA
		Q=Open(*1 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 80MHz,		2.5	20	mA
	On and the second at (Danet)	Q=Open(*1 I/O,*2 Output)				
Іссз	Operating Current (Read)	CLK=0.1VCC / 0.9VCC				
		at 40MHz,		1.6	7	mA
		Q=Open(*1 I/O,*2 Output)				
		CLK=0.1VCC / 0.9VCC				
		at 16MHz,		1.2	5.5	mA
		Q=Open(*1 I/O,*2 Output)				
Icc4	Operating Current (PP)	CS#=VCC		7	30	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		7	30	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		7	30	mA
Icc7	Operating Current (BE)	CS#=VCC		7	30	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		7	30	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.4	V
Voн	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical value tested at T = 25° C. Icc3 (>50MHz) tested at VCC = 3.3V. Icc3 (\leq 50MHz) tested at VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



8.6. AC CHARACTERISTICS

(T= -40 $^{\circ}$ C ~85 $^{\circ}$ C , VCC=1.65~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
4	Serial Clock Frequency For: Fast read (0BH), on 3.0 – 3.6V			100	MHz
f _{C1}	power supply			100	IVITZ
faa	Serial Clock Frequency For: Fast read (0BH), on 2.1 – 3.0V			70	MHz
f _{C2}	power supply			70	IVITIZ
f _{C3}	Serial Clock Frequency For: Fast read (0BH), on 1.65 – 2.1V			50	MHz
103	power supply			30	IVII IZ
f _{R1}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			80	MHz
iki	3.0 – 3.6V power supply			00	IVII IZ
f _{R2}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			60	MHz
IK2	2.1 – 3.0V power supply			00	IVII IZ
f _{R3}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			40	MHz
IKS	1.65 – 2.1V power supply			40	IVII IZ
t _{CLH1}	Serial Clock High Time for 2.1 – 3.6V Power Supply	4			ns
t _{CLH2}	Serial Clock High Time for 1.65 – 2.1V Power Supply	8			ns
t _{CLL1}	Serial Clock Low Time for 2.1 – 3.6V Power Supply	4			ns
t _{CLL2}	Serial Clock Low Time for 1.65 – 2.1V Power Supply	8			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	10			ns
t _{CHSH}	CS# Active Hold Time	10			ns
tshch	CS# Not Active Setup Time	10			ns
tchsl	CS# Not Active Hold Time	10			ns
t _{SHSL}	CS# High Time (Read/Write)	40			ns
tshqz	Output Disable Time			12	ns
t _{CLQX}	Output Hold Time	0			ns
t _{DVCH}	Data In Setup Time	4			ns
tchdx	Data In Hold Time	4			ns
t _{CLQV}	Clock Low To Output Valid			12	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic Signature				
t _{RES1}	Read			0.1	μs
t _{RES2}	CS# High To Standby Mode With Electronic Signature Read			0.1	μs
tw	Write Status Register Cycle Time		5	40	ms
t _{BP1}	Byte Program Time (First Byte)		30	60	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		5	10	μs
t _{PP}	Page Programming Time		1.6	6	ms
t _{SE}	Sector Erase Time		150	500	ms



GD25WD80C

t _{BE1}	Block Erase Time (32K Bytes)	0.5	2	S
t _{BE2}	Block Erase Time (64K Bytes)	0.8	3	S
tce	Chip Erase Time (GD25WD80C)	12	30	S

- 1. Typical values given for TA=25°C VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



(T= -40 $^{\circ}$ C ~105 $^{\circ}$ C , VCC=1.65~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
4	Serial Clock Frequency For: Fast read (0BH), on 3.0 – 3.6V			100	NALI-
f _{C1}	power supply			100	MHz
f _{C2}	Serial Clock Frequency For: Fast read (0BH), on 2.1 – 3.0V			70	MHz
IC2	power supply			70	IVIITZ
foo	Serial Clock Frequency For: Fast read (0BH), on 1.65 – 2.1V			50	MHz
IC3	fc3 power supply			50	IVIITZ
f	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			80	MHz
f _{R1}	3.0 – 3.6V power supply			80	IVII IZ
f _{R2}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			60	MHz
IR2	2.1 – 3.0V power supply			00	IVII IZ
f _{R3}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			40	MHz
IR3	1.65 – 2.1V power supply			40	IVII IZ
t _{CLH1}	Serial Clock High Time for 2.1 – 3.6V Power Supply	4			ns
t _{CLH2}	Serial Clock High Time for 1.65 – 2.1V Power Supply	8			ns
t _{CLL1}	Serial Clock Low Time for 2.1 – 3.6V Power Supply	4			ns
t _{CLL2}	Serial Clock Low Time for 1.65 – 2.1V Power Supply	8			ns
t CLCH	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	10			ns
t _{CHSH}	CS# Active Hold Time	10			ns
tsнсн	CS# Not Active Setup Time	10			ns
tchsl	CS# Not Active Hold Time	10			ns
t _{SHSL}	CS# High Time (Read/Write)	40			ns
tshqz	Output Disable Time			12	ns
t _{CLQX}	Output Hold Time	0			ns
t _{DVCH}	Data In Setup Time	4			ns
tchdx	Data In Hold Time	4			ns
t _{CLQV}	Clock Low To Output Valid			12	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwl	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic Signature				<u> </u>
t _{RES1}	Read			0.1	μs
t _{RES2}	CS# High To Standby Mode With Electronic Signature Read			0.1	μs
tw	Write Status Register Cycle Time		5	40	ms
t _{BP1}	Byte Program Time (First Byte)		40	110	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		5	12	μs
t _{PP}	Page Programming Time		1.6	6	ms
t _{SE}	Sector Erase Time		150	550	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.5	2.2	s



GD25WD80C

t _{BE2}	Block Erase Time (64K Bytes)	0.8	3.5	S
tce	Chip Erase Time (GD25WD80C)	12	36	S

- 1. Typical values given for TA=25°C VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



(T= -40 $^{\circ}$ C ~125 $^{\circ}$ C , VCC=1.65~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
4	Serial Clock Frequency For: Fast read (0BH), on 3.0 – 3.6V			100	MILIT
f _{C1}	power supply			100	MHz
f _{C2}	Serial Clock Frequency For: Fast read (0BH), on 2.1 – 3.0V			70	MHz
IC2	power supply			70	IVIITZ
foo	Serial Clock Frequency For: Fast read (0BH), on 1.65 – 2.1V			50	MHz
103	fc3 power supply			30	IVII IZ
f _{R1}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			80	MHz
IK1	3.0 – 3.6V power supply			00	IVII IZ
f _{R2}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			60	MHz
IR2	2.1 – 3.0V power supply			00	IVII IZ
f _{R3}	Serial Clock Frequency For: Read (03H), Dual Output (3BH), on			40	MHz
IR3	1.65 – 2.1V power supply			40	IVII IZ
t _{CLH1}	Serial Clock High Time for 2.1 – 3.6V Power Supply	4			ns
t _{CLH2}	Serial Clock High Time for 1.65 – 2.1V Power Supply	8			ns
t _{CLL1}	Serial Clock Low Time for 2.1 – 3.6V Power Supply	4			ns
t _{CLL2}	Serial Clock Low Time for 1.65 – 2.1V Power Supply	8			ns
t clch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	10			ns
t _{CHSH}	CS# Active Hold Time	10			ns
tshch	CS# Not Active Setup Time	10			ns
tchsl	CS# Not Active Hold Time	10			ns
t _{SHSL}	CS# High Time (Read/Write)	40			ns
tshqz	Output Disable Time			12	ns
t _{CLQX}	Output Hold Time	0			ns
t _{DVCH}	Data In Setup Time	4			ns
tchdx	Data In Hold Time	4			ns
t _{CLQV}	Clock Low To Output Valid			12	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwl	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic Signature				•
t _{RES1}	Read			0.1	μs
t _{RES2}	CS# High To Standby Mode With Electronic Signature Read			0.1	μs
tw	Write Status Register Cycle Time		5	40	ms
t _{BP1}	Byte Program Time (First Byte)		40	120	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		5	14	μs
t _{PP}	Page Programming Time		1.6	6	ms
t _{SE}	Sector Erase Time		150	600	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.5	2.5	s



GD25WD80C

t _{BE2}	Block Erase Time (64K Bytes)	0.8	4	S
tce	Chip Erase Time (GD25WD80C)	12	40	s

- 1. Typical values given for TA=25°C VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



Figure 22. Serial Input Timing






Figure 23. Output Timing





9. ORDERING INFORMATION



^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.

9.1. Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type
GD25WD80CTIG	8Mbit	SOP8 150mil
GD25WD80CSIG	8Mbit	SOP8 208mil
GD25WD80COIG	8Mbit	TSSOP8 173mil
GD25WD80CPIG	8Mbit	DIP8 300mil
GD25WD80CKIG	8Mbit	USON8 (1.5x1.5mm)
GD25WD80CEIG	8Mbit	USON8 (3x2mm, 0.45mm thickness)

Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Density	Package Type
GD25WD80CTJG	8Mbit	SOP8 150mil
GD25WD80CSJG	8Mbit	SOP8 208mil
GD25WD80COJG	8Mbit	TSSOP8 173mil
GD25WD80CPJG	8Mbit	DIP8 300mil
GD25WD80CKJG	8Mbit	USON8 (1.5x1.5mm)
GD25WD80CEJG	8Mbit	USON8 (3x2mm, 0.45mm thickness)

Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Density	Package Type
GD25WD80CTEG	8Mbit	SOP8 150mil
GD25WD80CSEG	8Mbit	SOP8 208mil
GD25WD80COEG	8Mbit	TSSOP8 173mil
GD25WD80CPEG	8Mbit	DIP8 300mil
GD25WD80CKEG	8Mbit	USON8 (1.5x1.5mm)
GD25WD80CEEG	8Mbit	USON8 (3x2mm, 0.45mm thickness)


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type
GD25WD80CTFG	8Mbit	SOP8 150mil
GD25WD80CSFG	8Mbit	SOP8 208mil
GD25WD80COFG	8Mbit	TSSOP8 173mil
GD25WD80CPFG	8Mbit	DIP8 300mil
GD25WD80CKFG	8Mbit	USON8 (1.5x1.5mm)
GD25WD80CEFG	8Mbit	USON8 (3x2mm, 0.45mm thickness)





10. PACKAGE INFORMATION

10.1. Package SOP8 150MIL










Dimensions


Sy	Symbol		A1	A2	b	•	D	Е	E1			L1	h	θ
ι	Jnit	Α	AI	AZ	В	С	, D	_	E1	е	L	LI	"	O
	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80		0.40		0.25	0°
mm	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90	1.27	-	1.04	-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.




Package SOP8 208MIL 10.2.










Dimensions


Syı	mbol	٨	A1	A2	h	•	D	Е	E1	•		L1	θ
U	Init	Α	AI	AZ	b	С	Б	_	E1	е	L	Li	8
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	-	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.




Package TSSOP8 173MIL 10.3.










Dimensions

Syı	mbol		A1	A2	L		D	Е	E1			L1	θ
U	Jnit	A	Ai	AZ	b	С	U	_	E1	е	L	LI	v
	Min	-	0.05	0.80	0.19	0.09	2.90	6.20	4.30		0.45		0°
mm	Nom	-	0.10	1.00	0.25	0.15	3.00	6.40	4.40	0.65	-	1.00	-
	Max	1.20	0.15	1.05	0.30	0.20	3.10	6.60	4.50		0.75		8°

- 1. Both package length and width do not include mold flash.
- 2. Seating plane: Max. 0.1mm.



Package DIP8 300MIL 10.4.




Dimensions


Sy	mbol		A1	A2	b	b1	С	D	E	E1			еA	θ
ι	Jnit	Α	Ai	A2	ט	וט	,		_		е	L	EA .	"
	Min	-	0.38	3.00	1.14	0.36	0.20	9.02	7.62	6.10		2.92	8.45	0°
mm	Nom	-	-	3.30	1.52	0.46	0.25	9.27	7.87	6.35	2.54	3.30	8.90	-
	Max	3.88	-	3.50	1.78	0.56	0.35	9.59	8.26	6.60		3.81	9.35	11°

Note: Both the package length and width do not include the mold flash.




Package USON8 (1.5*1.5mm) 10.5.





Top View

Side View



Bottom View


Dimensions

Sy	mbol	^	A 4	A 2	A 2	7	,	Г	D1	E1	D2	E2			L1	٧	K1	K2
Ų	Jnit	Α	A1	A2	А3	b	D	E	וט	E1	DZ	EZ	е	_	LI	N.	ΝI	N2
	Min	0.40	0.00	0.22		0.13	1.40	1.40	0.20	0.05	0.60	1.20	0.40	0.15	0.06	0.20	0.10	0.15
mm	Nom	0.45	0.02	0.33 REF	0.127 REF	0.18	1.50	1.50	0.20 REF	0.05 REF	0.70	1.30	0.40 REF	0.20	0.06 REF	REF	0.10 REF	REF
	Max	0.50	0.05	KEF		0.25	1.60	1.60	KEF	KEF	0.80	1.40	KEF	0.25	KEF	KEF	KEF	KEF

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.




Package USON8 (3*2mm, thickness 0.45mm) 10.6.





Top View

Side View



Bottom View

Dimensions

Syı	mbol	Δ.	A.1	_	b	D	D1	Е	E1			1.4
U	Init	Α	A 1	С	b	U	Di	_	E1	е	L	L1
	Min	0.40	0.00	0.10	0.20	2.90	0.15	1.90	1.55		0.30	
mm	Nom	0.45	0.02	0.15	0.25	3.00	0.20	2.00	1.60	0.50	0.35	0.10
	Max	0.50	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

GD25WD80C

11. REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2018-1-17
	Add 4BH command	P11	
	Modify tVSL min value from 5ms to 0.3ms	P24	
	Modify Icc4-8 max value from 15mA to 20mA	P29	
1.1	Add DC/AC characteristics @-40°C~105°C	P27/31	2018-8-15
	Add DC/AC characteristics @-40°C~125°C	P28/32	
	Modify Ordering Information	P36	
	Add the package of USON8 1.5x1.5mm	P43	
	Modify VWI max value from 1.5V to 1.55V	P25	
	Modify Icc3 typ. value @100MHz from 13mA to 3mA	P27, 28, 29	
	Modify Icc3 typ. value @80MHz from 12mA to 2.5mA	P27, 28, 29	
	Modify Icc3 typ. value @40MHz from 3.5mA to 1.6mA	P27, 28, 29	
	Modify Icc3 typ. value @16MHz from 2.2mA to 1.2mA	P27, 28, 29	
1.2	Modify Icc3 max. value @100MHz @-40℃ to 85℃ from 18mA	P27	2019-4-30
1.2	to 6mA		2019-4-30
	Modify Icc3 max. value @80MHz @-40℃ to 85℃ from 15mA to	P27	
	4.5mA		
	Add Icc3 @50MHz @-40°C-85°C of 1.3~3.5mA	P27	
	Modify "L" (min) of USON8 1.5x1.5 package from 0.125mm to	P44	
	0.15mm		
1.3	Add Icc4-8 typical value	P27, 28, 29	2019-9-12



Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.