AS7C256B



Revision History 32K x 8 BIT HIGH SPEED CMOS SRAM

Revision	Details	Date
Rev 1.0	Initial Release	Sept. 2006
Rev 2.0	Delete EOL SOJ & TSOP part information	Nov. 2020

November 2020




5V 32K X 8 CMOS SRAM (Common I/O)

Features

- Industrial (-40° to 85°C) temperature
- Organization: 32,768 words × 8 bits
- High speed
- 15ns address access time
- 7ns output enable access time
- Low power consumption via chip deselect
- One chip select plus one Output Enable pin
- Bidirectional data inputs and outputs
- TTL-compatible


- 28-pin JEDEC standard packages - 300 mil PDIP
- ESD protection \geq 2000 volts

Logic block diagram



Pin arrangement

28-pin DIP (300 mil)



P. 2 of 9

Functional description

The AS7C256B is a 5V high-performance CMOS 262,144-bit Static Random-Access Memory (SRAM) device organized as 32,768 words \times 8 bits. It is designed for memory applications requiring fast data access at low voltage, including PentiumTM, PowerPCTM, and port able computing. Alliance's advanced circuit design and process techniques permit 5.0V operation without sacrificing performance or operating margins.

The device enters *standby mode* when $\overline{\text{CE}}$ is high. Equal address access and cycle times (t_{AA}, t_{RC}, t_{WC}) of 15 ns with output enable access times (t_{OE}) of 7ns are ideal for high-performance applications. The chip enable (CE) input permits easy memory expansion with multiple-bank memory organizations.

A write cycle is accomplished by asserting chip enable ($\overline{\text{CE}}$) and write enable ($\overline{\text{WE}}$) LOW. Data on the input pins I/O0-I/O7 is written on the rising edge of $\overline{\text{WE}}$ (write cycle 1) or $\overline{\text{CE}}$ (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ($\overline{\text{OE}}$) or write enable ($\overline{\text{WE}}$).

A read cycle is accomplished by asserting chip enable ($\overline{\text{CE}}$) and output enable ($\overline{\text{OE}}$) LOW, with write enable ($\overline{\text{WE}}$) high. The chip drives I/O pins with the data word referenced by the input address. When chip enable or output enable is high, or write enable is low, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible. Operation is from a single 5.0±0.5V supply. The AS7C256B is packaged in high volume industry standard packages.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	V _{t1}	-0.5	+7.0	V
Voltage on any pin relative to GND	V _{t2}	-0.5	V _{CC} + 0.5	V
Power dissipation	PD	-	1.25	W
Storage temperature (plastic)	T _{stg}	-55	+125	°C
Ambient temperature with V_{CC} applied	T _{bias}	-55	+125	°C
DC current into outputs (low)	I _{OUT}	_	50	mA

Note:

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress ratin g only and functional operation of the device at the se or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	Data	Mode
Н	Х	Х	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	High Z	Output disable (I _{CC})
L	Н	L	D _{OUT}	Read (I _{CC})
L	L	Х	D _{IN}	Write (I _{CC})

Notes:

$$\begin{split} H &= V_{IH}, \, L = V_{IL}, \, x = \text{Don't care.} \\ V_{LC} &= 0.2 V, \, V_{HC} = V_{CC} - 0.2 V. \\ \text{Other inputs} &\geq V_{HC} \, \text{or} \, V_{LC}. \end{split}$$



Recommended operating conditions

Parameter	Symbol	Min	Typical	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2	_	V _{CC} +0.5	V
input voltage	$V_{IL}^{(I)}$	$-0.5^{(1)}$	_	0.8	V
Ambient operating temperature (Industrial)	T _A	-40	_	85	°C

Note:

1 V_{IL} min = -1.5V for pulse width less than 10ns, once per cycle.

DC operating characteristics (over the operating range) I

				56B-17	
Parameter	Symbol	Test conditions	Min	Max	Unit
Input leakage current	I _{LI}	$V_{CC} = Max,$ $V_{in} = GND \text{ to } V_{CC}$	_	5	μΑ
Output leakage current	akage current $ I_{LO} $ $V_{CC} = Max, \overline{CS} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$		_	5	μΑ
Operating power supply current	I _{CC}	$V_{CC} = Max, \overline{CE} \le V_{IL}$ $f = f_{Max}, I_{OUT} = 0mA$	_	150	mA
	I _{SB}	$V_{CC} = Max, \overline{CE} \ge V_{IH}$ f = f _{Max} , I _{OUT} = 0mA	_	40	mA
Standby power supply current	I _{SB1}	$\begin{split} V_{CC} &= Max, \overline{CE} \geq V_{CC} - 0.2V \\ V_{IN} \leq GND + 0.2V \text{ or} \\ V_{IN} \geq V_{CC} - 0.2V, f = 0^{(2)} \end{split}$	_	15	mA
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$	-	0.4	V
ouput totuge	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$	2.4	-	V

Notes:

All values are maximum guaranteed values.

 $f_{Max} = 1/t_{RC}$, only address inputs cycling at f_{Max} , f = 0 means that no inputs are cycling.

Capacitance (f = 1MHz, T_a = room temperature, V_{CC} = NOMINAL)²

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, \overline{CE} , \overline{WE} , \overline{OE}	$V_{in} = 0V$	7	pF
I/O capacitance	C _{I/O}	I/O	$V_{out} = 0V$	7	pF

Note:

This parameter is guaranteed by device characterization, but is not production tested.



Read cycle (over the operating range)^{3,9}


	A\$7C256B-17				
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t _{RC}	15	-	ns	
Address access time	t _{AA}		15	ns	3
Chip enable (\overline{CE}) access time	t _{ACE}		15	ns	3
Output enable (\overline{OE}) access time	t _{OE}	_	7	ns	
Output hold from address change	t _{OH}	3	-	ns	5
CE LOW to output in low Z	t _{CLZ}	4	-	ns	4, 5
CE HIGH to output in high Z	t _{CHZ}	0	7	ns	4, 5
OE LOW to output in low Z	t _{OLZ}	0	-	ns	4, 5
OE HIGH to output in high Z	t _{OHZ}	0	6	ns	4, 5
Power up time	t _{PU}	0	-	ns	4, 5
Power down time	t _{PD}	-	15	ns	4, 5

Key to switching waveforms


Rising input Falling input

Undefined output/don't care

Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 (CE controlled)^{3,6,8,9}






Write cycle (over the operating range)¹¹


AS7C25			256B-15		
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t _{WC}	15	-	ns	
Chip enable to write end	t _{CW}	10	-	ns	
Address setup to write end	t _{AW}	10	-	ns	
Address setup time	t _{AS}	0	-	ns	
Write pulse width	t _{WP}	10	-	ns	
Write recovery time	t _{WR}	0	-	ns	
Address hold from end of write	t _{AH}	0	-	ns	
Data valid to write end	t _{DW}	7	-	ns	
Data hold time	t _{DH}	0	-	ns	4, 5
Write enable to output in high Z	t _{WZ}	0	6	ns	4, 5
Output active from write end	t _{OW}	4	—	ns	4, 5

Shaded areas contain advance information.

Write waveform 1 (WE controlled)^{10,11}





Write waveform 2 (CE controlled)^{10,11}



AC test conditions

- Output load: see Figure B.
- Input pulse level: GND to V_{CC}. See Figure A.
- Input rise and fall times: 3 ns. See Figure A.
- Input and output timing reference levels: 1.5V.






Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see *AC Test Conditions*, Figures A and B.
- 4 These parameters are specified with CL = 5pF, as in Figures B. Transition is measured $\pm 200mV$ from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- $6 \quad \overline{\text{WE}} \text{ is High for read cycle.}$
- 7 $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are Low for read cycle.
- 8 Address valid prior to or coincident with \overline{CE} transition Low.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be High during address transitions. Either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 $\overline{\text{CE1}}$ and CE2 have identical timing.
- 13 C=30pF, except on High Z and Low Z parameters, where C=5pF.

人

Package diagrams



Note: This part is compatible with both pin numbering conventions used by various manufacturers.

	28-pin	PDIP
	Min	Max
	in r	nils
Α	-	0.180
A1	0.010	-
В	0.040	0.065
b	0.014	0.022
с	0.008	0.014
D	-	1.400
E	0.295	0.320
E1	0.278	0.298
e	0.100	BSC
eA	0.330	0.380
L	0.120	0.140
a	0°	15°
S	-	0.055



Ordering information

Package	Volt/Temp	15ns
Plastic DIP, 300 mil	5V industrial	AS7C256B-15PIN

Part numbering system

AS7C	256B	-15	Р	Ι	Ν
SRAM prefix	Device number	Access time	Package: P=DIP 300 mil	Temperature range: I = -40C to 85C	N=Lead Free Part



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456 Fax: 425-896-8628 www.alliancememory.com Copyright © Alliance Memory All Rights Reserved Part Number: AS7C256B Document Version: v.2.0

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose. merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.