2x25W Stereo / 1x50W Mono Digital Audio Amplifier
With 32 bands EQ and DRC Functions + 2Vrms Line Driver

Features

- 16/18/20/24-bits input with I^{2}S, Left-alignment, Right-alignment and TDM data format
- PSNR & DR(A-weighting)
  Loudspeaker: 107dB (PSNR), 108dB (DR)@24V
- Multiple sampling frequencies (Fs)
  8kHz, 16kHz, 32kHz/44.1kHz/48kHz and 64kHz/88.2kHz/96kHz
- System clock = 64x, 128x, 192x, 256x, 384x, 512x, 576x, 768x, 1024x Fs
  MCLK system:
  256x~4096x Fs for 8kHz
  128x~2048x Fs for 16kHz
  64x~1024x Fs for 32kHz/44.1kHz/48kHz
  64x~512x Fs for 64kHz/88.2kHz/96kHz
  BCLK system:
  64x Fs for 32kHz/44.1kHz/48kHz
  64x Fs for 64kHz/88.2kHz/96kHz
- Supply voltage
  1.65~3.6V for DVDDIO; 3.0~3.6V for DVDD
  8~26V for PVDD
- Supports 2.0CH/Mono configuration
- Loudspeaker output power@12V for stereo
  8W x 2CH into 8Ω @ 1% THD+N
  15W x 2CH into 4Ω @ 1% THD+N
- Loudspeaker output power@24V for stereo
  25W x 2CH into 8Ω <1% THD+N
- Sound processing including：
  32 bands parametric speaker EQ
  Volume control (+24dB~-103dB, 0.125dB/step)
  Dynamic range control
  Three Band plus post Dynamic range control
  Power Clipping
  Programmed 3D surround sound
  Channel mixing
  Noise gate with hysteresis window
  DC-blocking high-pass filter
  Pre-scale/post-scale
  Post-Boost (+48dB)
  I2S output with user programmed gain (+24dB~mute)
- Anti-pop design

- Level meter and power meter
- I^{2}S output with selectable Audio DSP point
- Short circuit and over-temperature protection
- Supports I^{2}C control without clock
- I^{2}C control interface with selectable device address
- Support hardware and software reset
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage detection
- Over voltage protection

Applications

- TV audio
- Boom-box, CD and DVD receiver, docking system
- Powered speaker

Description

The AD87120 is an integrated audio system solution, embedding digital audio process, power stage amplifier and a stereo 2Vrms line driver. AD87120 is a digital audio amplifier capable of driving 25W (BTL) each to a pair of 8Ω load speaker and 50W (PBTL) to a 4Ω load speaker operating at 24V supply without external heat-sink or fan requirement with play music. AD87120 provides advanced audio processing functions, such as volume control, 32 EQ bands, audio mixing, 3D surround sound and Dynamic Range Control (DRC). These are fully programmable via a simple I^{2}C control interface. Robust protection circuits are provided to protect AD87120 from damage due to accidental erroneous operating condition. The full digital circuit design of AD87120 is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog class-AB or class-D audio amplifier counterpart implemented by analog circuit design. AD87120 is pop free during instantaneous power on/off or mute/shut down switching because of its robust built-in anti-pop circuit.

Pin Assignment

Pin Description

PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	NC	-	Not connected.	
2	VDDL	P	Left channel supply.	
3	DGND	P	Digital Ground.	
4	DVDD	P	Digital Power.	
5	DVDDIO	P	Digital Power for I/O circuit.	
6	$\overline{\text{ERROR}}$	AI/O	This Pin is a dual function pin. One is I2C address setting during power up initial. After power up, it is indicator for error status report (low active), it sets by register of A_SEL_FAULT at address 0x1C B[6] to enable it.	This pin is monitored on the rising edge of reset. It will determine the slave address of AD87120 and define in the device addressing part.
7	VREG	P	1.8V Regulator voltage output, this pin must not be used to drive external devices.	
8	MCLK	DI	Master clock input.	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.

9	TEST	DI	Test pin.	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
10	LRCIN	DI	Left/Right clock input (Fs).	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
11	BCLK	DI	Bit clock input.	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
12	SDATA	DI	Serial audio data input.	Schmitt trigger TTL input buffer.
13	RINN	AI	Right input for line driver.	
14	OUTR	AO	Right output for line driver.	
15	HGND	P	Ground for line driver.	
16	EN	DI	Enable for line driver.	
17	HVSS	P	Negative supply voltage for line driver, it's generated by charge pump circuit.	
18	CN	AI/O	Charge pump flying capacitor negative connection for line driver.	
19	CP	AI/O	Charge pump flying capacitor positive connection for line driver.	
20	HVDD	P	Supply voltage for line driver.	
21	HGND	P	Ground for line driver.	
22	UVP	AI	Under voltage protection for line driver.	Pulled high internally.
23	OUTL	AO	Left output for Line driver.	
24	LINN	AI	Left input for Line driver.	
25	SDATAO	DO	Serial audio data output.	Schmitt trigger TTL output buffer
26	SDA	DI/O	I^{2}C bi-directional serial data.	Schmitt trigger TTL input buffer
27	SCL	DI	I^{2}C serial clock input.	Schmitt trigger TTL input buffer
28	$\overline{PD}$	DI	Power down, low active. Place the amplifier in Shutdown.	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
29	$\overline{RESET}$	DI	Reset, low active.	Schmitt trigger TTL input buffer, internal pull High with a 330Kohm resistor.
30	NC	-	Not connected.	
31	PBTL	DI	Parallel BTL mode switch, high for parallel BTL output.	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm

				resistor.
32	CLK_OUT	DO	Clock output pin.	Schmitt trigger TTL input buffer, internal pull Low with a 100Kohm resistor.
33	GVDD	P	5V Regulator voltage output, this pin must not be used to drive external devices.	
34	AGND	P	Analog Ground.	
35	VDDR	P	Right channel supply.	
36	NC	-	Not connected.	
37	RA	O	Right channel output A.	
38	BST_RA	P	Bootstrap capacitor connect pin for right channel output A, it is used to create a power supply for the high-side gate drive for right channel output A.	
39	GNDR	P	Right channel ground.	
40	RB	O	Right channel output B.	
41	NC	-	Not connected.	
42	BST_RB	P	Bootstrap capacitor connect pin for right channel output B, it is used to create a power supply for the high-side gate drive for right channel output B.	
43	BST_LB	P	Bootstrap capacitor connect pin for left channel output B, it is used to create a power supply for the high-side gate drive for left channel output B.	
44	NC	-	Not connected.	
45	LB	O	Left channel output B.	
46	GNDL	P	Left channel ground.	
47	BST_LA	P	Bootstrap capacitor connect pin for left channel output A, it is used to create a power supply for the high-side gate drive for left channel output A.	
48	LA	O	Left channel output A.	
	Thermal land		Connect to the system ground.	

Note: AI=Analog input; AO=Analog output; AI/O = Analog Bi-directional (input and output); DI=Digital Input;

DO=Digital Output; DI/O = Digital Bi-directional (input and output); P=Power or Ground; O: PWM output

Functional Block Diagram

Ordering Information

Product ID	Package	Packing / MPQ	Comments
AD87120-LG48NRY	E-LQFP 48L (7mmx7mm)	250 Units / Tray 2.5K Units / Box (10 Tray)	Green
AD87120-LG48NRR	E-LQFP 48L (7mmx7mm)	2k Units / Reel 1 reel / Small box	Green

Available Package

Package Type	Device No.	θ_{JA}(℃/W)	θ_{JT}(℃/W)	Ψ_{JT}(℃/W)	Exposed Thermal Pad
E-LQFP 48L	AD87120	22.9	34.9	1.64	Yes (Note 1)

Note 1.1: The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is suggested.

Note 1.2: θ_{JA}, the junction-to-ambient thermal resistance is simulated on a room temperature (T_A=25℃), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The simulation is tested using the JESD51-5 thermal measurement standard.

Note 1.3: θ_{JT} represents the thermal resistance for the heat flow between the chip junction and the package's top surface. It's extracted from the simulation data with obtaining a cold plate on the package top.

Note 1.4: Ψ_{JT} represents the thermal parameter for the heat flow between the chip junction and the package's top surface center. It's extracted from the simulation data for obtainingθ_{JA}, using a procedure described in JESD51-2.

Marking Information

AD87120

Line 1 : LOGO

Line 2 : Product no.

Line 3 : Tracking Code

ESMT
AD87120
Tracking Code

PIN1 DOT

Absolute Maximum Ratings (AMR)

Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device.

Symbol	Parameter		Min	Max	Units
DVDD	Supply for Digital Circuit		-0.3	3.6	V
DVDDIO	Supply for Digital I/O Circuit		-0.3	3.6	V
HVDD	Supply for Line Driver		-0.3	3.6	V
PVDD	VDDL/R Supply for Driver Stage		-0.3	30	V
	Output Pin (LA, LB, RA and RB) to GND			32	V
V_i	Input Voltage		-0.3	3.6	V
T_{stg}	Storage Temperature		-65	150	^{o}C
T_J	Junction Operating Temperature		-40	150	^{o}C
ESD	Human Body Model			±2K	V
	Charged Device Model			±500	V
R_L	Minimum Load Resistance	BTL: $8V \leq PVDD \leq 16V$	3.2		Ω
		BTL: $16V < PVDD \leq 24V$	4.8		Ω
		PBTL: $8V \leq PVDD \leq 16V$	1.6		Ω
		PBTL: $16V < PVDD \leq 24V$	2.4		Ω

Recommended Operating Conditions

| Symbol	Parameter	Typ	Units
DVDD	Supply for Digital Circuit	3.0~3.6	V
DVDDIO	Supply for Digital I/O Circuit for 1.8V	1.65~1.95	V
	Supply for Digital I/O Circuit for 3.3V	3.0~3.6	
HVDD	Supply for Line Driver	3.0~3.6	V
PVDD	VDDL/R Supply for Driver Stage	8~26	V
T_J	Junction Operating Temperature	-40~125	^{o}C
T_A	Ambient Operating Temperature	-40~85	^{o}C

General Electrical Characteristics

Condition: T_A=25 ^{o}C (unless otherwise specified).

| Symbol	Parameter	Condition	Min	Typ	Max	Units
$I_{Q}(HV)$	Quiescent current for PVDD (PWM 50%/50% duty after de-mute)	PVDD=24V		17	32	mA
$I_{PD}(HV)$	PVDD Supply Current during Shutdown	PVDD=24V		20	100	uA
$I_{Q}(LV)$	Quiescent current for DVDD (Un-mute)	DVDD=3.3V		28		mA
$I_{PD}(LV)$	DVDD Supply Current during Shutdown	DVDD=3.3V		1		mA
$I_{Q(HVDD)}$	Quiescent current for Line Driver	HVDD=3.3V		7	15	mA
$I_{PD(HVDD)}$	Shutdown current for Line Driver	HVDD=3.3V			5	uA
T_{SENSOR}	Junction Temperature for Driver Shutdown			165		^{o}C
	Temperature Hysteresis for Recovery from Shutdown			35		^{o}C
UV_{DVDDH}	DVDD Under Voltage Release			2.87		V
UV_{DVDDL}	DVDD Under Voltage Active			2.66		V
OV_H	VDDL/R Over Voltage Active			29.2		V
OV_L	VDDL/R Over Voltage Release			28.5		V
$R_{DS(on)}$	Static Drain-to-Source On-state Resistor, NMOS	PVDD=24V, Id=500mA		150		mΩ
I_{SC}	L(R) Channel Over-Current Protection (Note 2)	PVDD=24V		8		A
		PVDD=12V		8		A
	Mono Over-Current Protection (Note 2)	PVDD=24V		15		A
		PVDD=12V		15		A
V_{IH}	High-Level Input Voltage for DVDD/DVDDIO/HVDD	3.3V	2.0			V
	High-Level Input Voltage for DVDDIO	1.8V	1.26			V
V_{IL}	Low-Level Input Voltage for DVDD/DVDDIO/HVDD	3.3V			0.8	V
	Low-Level Input Voltage for DVDDIO	1.8V			0.54	V
V_{OH}	High-Level Output Voltage for DVDD/DVDDIO/HVDD	3.3V	2.4			V
	High-Level Output Voltage for DVDDIO	1.8V	1.44			V
V_{OL}	Low-Level Output Voltage for DVDD/DVDDIO/HVDD	3.3V			0.4	V
	Low-Level Output Voltage for DVDDIO	1.8V			0.4	V
C_I	Input Capacitance			6.4		pF
f_{PWM}	PWM Frequency	FSW=00		300		KHz
		FSW=01		600		
		FSW=10		800		

Note 2: Loudspeaker over-current protection is only effective when loudspeaker drivers are properly connected with external LC filters. Please refer to the application circuit example for recommended LC filter configuration.

## Application Circuit Example for Stereo (Filter-less)

Note 3.1: CPVDD needs increasing to 100uFx2 if the power ripple >500mVpp.

Note 3.2: Option for EMI.

Note 3.3: These capacitors should be placed as close to speaker jack as possible, and their values should be determined according to EMI test results.

Application Circuit Example for Stereo (With LC filter)

Note 4: Option for EMI.

Application Circuit Example for Mono

Note 5: Option for EMI.

Electrical Characteristics and Specifications for Loudspeaker

● BTL (Bridge-Tied-Load) output for Stereo

Condition: T_A=25^{o}C, DVDD=3.3V, VDDL=VDDR=24V, F_S=48kHz, Load=8Ω with passive LC lowpass filter (L=10μ H with R_{DC}=25mΩ , C=680nF); Input is 1kHz sinewave. Volume is 0dB, f_{PWM}=300kHz unless otherwise specified.

| Symbol	Parameter	Condition	Input Level	Min	Typ	Max	Units
P_O (Note 7)	RMS Output Power (THD+N=0.05%)				25		W
	RMS Output Power (THD+N=0.04%)				15		W
	RMS Output Power (THD+N=0.03%)				10		W
THD+N	Total Harmonic Distortion + Noise	P_O=1W			0.03		%
		P_O=12.5W			0.035		%
	Total Harmonic Distortion + Noise (f_{PWM}=800kHz, L=4.7μ H + C=680nF filter)	P_O=1W			0.03		%
		P_O=12.5W			0.04		%
SNR	Signal to Noise Ratio (Note 6)	Maximum power at THD < 1% @1kHz			107		dB
DR	Dynamic Range (Note 6)		-60dB		108		dB
Vn	Output Noise (Note 6)	20Hz to 20kHz			65		uV
		20Hz to 20kHz @12V			50		
PSRR	Power Supply Rejection Ratio	V_{RIPPLE}=200mVpp noise injected at 1kH9			-70		dB
	Channel Separation	P_O=1W @1kHz			-95		dB

Note 6: Measured with A-weighting filter.

Note 7: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system
cooling method should be adopted to meet system thermal requirement.

### THD+N vs. Output Power, 8Ω load (BTL)

THD+N vs. Output Power, 4Ω load (BTL)

THD+N vs. Frequency, 8Ω load (BTL)


THD+N vs. Frequency, 8Ω load (BTL)

THD+N vs. Frequency, 8Ω load (BTL)

THD+N vs. Frequency, 4Ω load (BTL)

THD+N vs. Frequency, 4Ω load (BTL)

Crosstalk, 4Ω load (BTL)

Noise, 8Ω load (BTL)

Noise, 8Ω load (BTL)

Noise, 4Ω load (BTL)

Noise, 4Ω load (BTL)

Efficiency (Stereo, BTL) @ 8ohm Load

Efficiency (Stereo, BTL) @ 4ohm Load

Output Power vs. Supply Voltage @8ohm Stereo (BTL)

Note: Dashed Line represent thermally limited regions.

Output Power vs. Supply Voltage @6ohm Stereo (BTL)

Note: Dashed Line represent thermally limited regions.

Output Power vs. Supply Voltage @4ohm Stereo (BTL)

Note: Dashed Line represent thermally limited regions.

Electrical Characteristics and Specifications for Loudspeaker (cont.)

● **PBTL (Parallel-Bridge-Tied-Load) output for Mono**

Condition: T_A=25^{o}C, DVDD= 3.3V, VDDL=VDDR=24V, F_S=48kHz, Load=4Ω with passive LC lowpass filter (L=10μ H with R_{DC}=25mΩ , C=680nF); Input is 1kHz sinewave. Volume is 0dB, f_{PWM}=300kHz unless otherwise specified.

Symbol	Parameter	Condition	Input Level	Min	Typ	Max	Units
P_O (Note 7)	RMS Output Power (THD+N=0.14%)				50		W
	RMS Output Power (THD+N=0.085%)				30		W
	RMS Output Power (THD+N=0.07%)				20		W
THD+N	Total Harmonic Distortion + Noise	P_O=1W			0.04		%
		P_O=25W			0.075		%
	armonic Distortion + Noise (f_{PWM}=800kHz, L=4.7μ H + C=680nF filter)	P_O=1W			0.04		%
		P_O=25W			0.09		%
SNR	Signal to Noise Ratio (Note 6)	Maximum power at THD < 1% @1kHz			106		dB
DR	Dynamic Range (Note 6)		-60dB		104		dB
Vn	Output Noise (Note 6)	20Hz to 20kHz			75		uV
		20Hz to 20kHz @12V			50		

Note 6: Measured with A-weighting filter.

Note 7: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system
    cooling method should be adopted to meet system thermal requirement.

**THD+N vs. Output Power, 4Ω load (PBTL)**


THD+N vs. Frequency, 4Ω load (PBTL)

THD+N vs. Frequency, 4Ω load (PBTL)

THD+N vs. Frequency, 4Ω load (PBTL)

PSRR, 4Ω load (PBTL)


PSRR, 4Ω load (PBTL)

Efficiency (Mono, PBTL) @ 4ohm Load

Output Power vs. Supply Voltage @4ohm Mono (PBTL)

Note: Dashed Line represent thermally limited regions.

Electrical Characteristics and Specifications for Line Driver

● Line driver

HVDD=3.3V, T_A=25℃, R_L=10kΩ, C_{FLY}=C_{HVSS}=1µF, C_{IN}=1µF, R_I=10kΩ, R_F=20kΩ (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_O	Output Voltage (Outputs In Phase)	THD+N=1%, V_{DD}=3.3V, f_{IN}=1kHz	2.0	2.3		Vrms
THD+N	Total Harmonic Distortion Plus Noise	V_O=2Vrms, f_{IN}=1kHz		0.004		%
Crosstalk	Channel Separation	V_O=2Vrms, f_{IN}=1kHz		-105		dB
V_N	Output Noise	R_I=10k, R_F=10k		7	15	µVrms
V_{SR}	Slew Rate			8		V/µs
SNR	Signal to Noise Ratio	V_O=2Vrms, R_I=10k, R_F=10k, A-weighted	90	107		dB
G_{BW}	Unit-Gain Bandwidth			8		MHz
A_{VO}	Open-Loop Gain		80			dB
V_{OS}	Output Offset Voltage	HVDD=3.0V to 3.6V, Input Grounded	-1		1	mV
PSRR	Power Supply Rejection Ratio	HVDD=3.0V to 3.6V, V_{rr}=200mVrms, f_{IN}=1kHz		-76	-60	dB
R_I	Input Resistor Range		1	10	47	kΩ
R_F	Feedback Resistor Range		4.7	20	100	kΩ
f_{CP}	Charge-Pump Frequency		400	500	600	kHz
	Maximum capacitive Load			220		pF
V_{UVP}	External Under Voltage Detection		1.2	1.25	1.35	V
I_{HYS}	External Under Voltage Detection Hysteresis Current			5		µA
$T_{start-up}$	Start-up Time			0.5		ms

Total Harmonic Distortion + Noise (THD+N) vs. Output Power

Total Harmonic Distortion + Noise (THD+N) vs. Signal Frequency

PVDD=3.3V
R_L=10Kohm
V_O=2Vrms

PVDD=3.3V
R_L=16ohm
P_O=20mW

Gain vs. Signal Frequency

Cross-talk vs. Signal Frequency

Interface configuration

- I²S

- Left-Alignment

- Right-Alignment

- TDM

AD87120 device Audio Data Formats, Bit Depths, Clock Rates, and channel numbers (BCLK system)

Format	Data Bits	Maximum LRCIN Frequency (KHz)	BCLK Rate (FS)	Channel numbers
I^{2}S/LJ/RJ	32	48, 96	64x	2
TDM	32	8	256x	8
	32, 16	16	128x and 256x for 32 data bits 128x for 16 data bits	4, 8 channels for 32 data bits 8 channel for 16 data bits
	32, 16	48, 96	64x, 128x, 256x for 32 data bits 128x, 256x for 16 data bits	2,4,8 channels for 32 data bits 8,16 channels for 16 data bits

AD87120 device Audio Data Formats, Bit Depths, Clock Rates, and channel numbers (MCLK system)

Format	Data Bits	Maximum LRCIN Frequency (KHz)	MCLK Rate (FS)	BCLK Rate (FS)	Channel numbers
I^{2}S/LJ/RJ	32, 24, 20, 16	8	256~4096x	32x, 48x, 64x	2
		16	128~2048x		
		48, 96	64~1024x for 48K FS 64~512x for 96K FS		
TDM	32, 24, 20, 16	8	256~4096x	32x, 64x, 128x, 256x for 32 data bits 24x, 48x, 96x, 192x for 24 data bits 20x, 40x, 80x, 160x for 20 data bits 16x, 32x, 64x, 128x, 256x for 16 data bits	1,2,4,8 channels for 32/24/20 data bits 1,2,4,8,16 channels for 16 data bits
		16	128~2048x		
		48	64~1024x		
		96	64~512x		

● System Clock Timing

$t_{HIGH} \geqq 162.7$ ns , $t_{LOW} \geqq 162.7$ ns , $t_{PERIOD} \geqq 325.4$ ns

Default setting, PLL is enable
BCLK system

● Timing Relationship (Using I^{2}S format as an example)

Symbol	Parameter	Min	Typ	Max	Units
t_{LR}	LRCIN Period (1/F$_S$)	10.4		31.25	µs
t_{BL}	BCLK Rising Edge to LRCIN Edge	12.5			ns
t_{LB}	LRCIN Edge to BCLK Rising Edge	12.5			ns
t_{BCC}	BCLK Period (Min. is for 96k with 1/256Fs, Max. is for 32k with 1/64 Fs)	40.69		488.3	ns
t_{BCH}	BCLK Pulse Width High	20.35		244	ns
t_{BCL}	BCLK Pulse Width Low	20.35		244	ns
t_{DS}	SDATA Set-Up Time	12.5			ns
t_{DH}	SDATA Hold Time	12.5			ns

- I²C Timing

Parameter	Symbol	Standard Mode		Fast Mode		Unit
		MIN.	MAX.	MIN.	MAX.	
SCL clock frequency	f_{SCL}	0	100	0	400	kHz
Hold time for repeated START condition	$t_{HD,STA}$	4.0	---	0.6	---	μs
LOW period of the SCL clock	t_{LOW}	4.7	---	1.3	---	μs
HIGH period of the SCL clock	t_{HIGH}	4.0	---	0.6	---	μs
Setup time for repeated START condition	$t_{SU;STA}$	4.7	---	0.6	---	μs
Hold time for I²C bus data	$t_{HD;DAT}$	0	3.45	0	0.9	μs
Setup time for I²C bus data	$t_{SU;DAT}$	250	---	100	---	ns
Rise time of both SDA and SCL signals	t_r	---	1000	---	300	ns
Fall time of both SDA and SCL signals	t_f	---	300	---	300	ns
Setup time for STOP condition	$t_{SU;STO}$	4.0	---	0.6	---	μs
Bus free time between STOP and the next START condition	t_{BUF}	4.7	---	1.3	---	μs
Capacitive load for each bus line	C_b		400		400	pF

Operation Description

The default volume of AD87120 is muted. AD87120 will be activated while the de-mute command via I^{2}C is programmed.

● Internal PLL

AD87120 has a built-in PLL internally, the BCLK/FS or MCLK/FS ratio, which is selected by I^{2}C control interface. The clock inputted into the BCLK or MCLK pin becomes the frequency of multiple edge evaluation in chip internally.

● Power down control

AD87120 has a built-in volume fade-in/fade-out design for PD/Mute function. The relative PD timing diagrams for loudspeakers are shown below.

$$(10^{\frac{t\arg et(dB)}{20}} - 10^{\frac{original(dB)}{20}})x128x(1/96K)$$

(Note: Address 0x1C B[2]=0)

The volume level will be decreased to -∞dB in several LRCIN cycles. Once the fade-out procedure is finished, AD87120 will turn off the power stages, clock signals (for digital circuits) and current (for analog circuits). After PD/ pin is pulled low, AD87120 requires T$_{fade}$ to finish the forementioned work before entering power down state. User can not program AD87120 during power down state. Also, all settings in the registers will remain intact unless DVDD is removed.

If the PD signal is removed during the fade-out procedure (above, right figure), AD87120 will still execute the fade-in procedure. In addition, AD87120 will establish the analog circuits' bias current and send the clock signals to digital circuits. Afterwards, AD87120 will return to its normal status.

● Self-protection circuits

AD87120 has built-in protection circuits including thermal, short-circuit, under-voltage detection, and over voltage circuits.

(i) When the internal junction temperature is higher than 165℃, power stages will be turned off and AD87120 will return to normal operation once the temperature drops to 130℃. The temperature values may vary around 10%.

(ii) The short-circuit protection circuit protects the output stage when the wires connected to loudspeakers are shorted to each other or GND/VDD. For normal 24V operations, the current flowing through the power stage will be less than 9A for stereo configuration. Otherwise, the short-circuit detectors may pull the $\overline{\text{ERROR}}$ pin to DGND, disabling the output stages. When the over-temperature or short-circuit condition occurs, the open-drain $\overline{\text{ERROR}}$ pin will be pulled low and latched into ERROR state.

Once short-circuit condition is removed, AD87120 will exit ERROR state when one of the following conditions is met: (1) $\overline{\text{PD}}$ pin is pulled low, (2) Master mute is enabled through the I²C interface.

(iii) Once the DVDD voltage is lower than 2.66V, AD87120 will turn off its loudspeaker power stages. When DVDD becomes higher than 2.87V, AD87120 will return to normal operation. DVDD under-voltage detection level is adjustable via register 0x00, B[1], LV_UVSEL register.

(iv) Once the PVDD voltage is higher than 29.2V, AD87120 will turn off its loudspeaker power stages. When PVDD becomes lower than 28.5V, AD87120 will return to normal operation.

(v) Once the PVDD voltage is lower than 4.0V, AD87120 will turn off its loudspeaker power stages. When PVDD becomes higher than 4.2V, AD87120 will recovery it. PVDD under-voltage detection level is adjustable via register 0x1B, B[2:0], HV_UVSEL register.

● Clock detection

AD87120 has clock error handling that uses the built-in oscillator clock to quickly detect changes / errors. Once the system detects the clock change / error, it will turn off the output and then force the oscillator clock as the reference clock of PLL. If the clocks are stable, the system will detect automatically and the system will revert to normal operation. During this process, AD87120 will fade in to the current volume setting.

● Anti-pop design

AD87120 will generate appropriate control signals to suppress pop sounds during initial power on/off, power down/up, mute, and volume level changes.

- 3D surround sound

    While Fs=32kHz/44.1kHz/48kHz setting, AD87120 provides the virtual surround sound technology with greater separation and depth voice quality for stereo signals. Fs=64kHz/88.2kHz/96kHz setting, surround sound function is not supporting due the DSP processing bandwidth limitation.

- I^{2}C chip select

    2 address mode (register 0X1C B[5], DEV_NUM=0), $\overline{\text{ERROR}}$ pin is an input pin during power. It can be pulled high (15-kΩ pull up) or low (15-kΩ pull down) for I2C address selection. Low indicates an I^{2}C address of 0x30, and high an address of 0x31.

    4 address mode (register 0X1C B[5], DEV_NUM=1), AD87120 slave address can be selected by $\overline{\text{ERROR}}$ in the following table.

ERROR pin configuration	MSBs				User Define			LSB
4.7k Ω to DVDD	0	1	1	0	0	0	0	R/W
15k Ω to DVDD	0	1	1	0	0	0	1	R/W
47kΩ to DVDD	0	1	1	0	1	0	0	R/W
120kΩ to DVDD	0	1	1	0	1	0	1	R/W

- Output configuration

    AD87120 can be configured to mono (PBTL) via I^{2}C control, set register MONO_EN=1 (register 0X1A, B[6]) and MONO_KEY=3006(HEX) (register 0X5B & 0X5C) to entry PBTL configuration.

    Configuration figures:

STEREO   MONO

- Power on sequence

    Hereunder is AD87120's power on sequence. Give a de-mute command via I²C when the whole system is stable.

Note:

Please be noted below sequence shall be follow up with "I2C Active" processing,

(1) Set S/W reset bit = 0 → (2) Delay 5ms → (3) Set S/W reset bit = 1 → (4) Delay 20ms → (5) Set all channels = mute (setting address 0X02 = 0X7F) → (6) Set sampling frequency and other registers (except setting address 0X02) → (7) Set all channels = de-mute (setting address 0X02 = 0X00)

Symbol	Condition	Min	Max	Units
t1		0	-	msec
t2		0	-	msec
t3		10	-	msec
t4		0	-	msec
t5		10	-	msec
t6		10	-	msec
t7		0	-	msec
t8		20	-	msec

t9		-	0.1	msec
t10		25	-	msec
t11		25	-	msec
t12		-	22(FADE_SPEED=0) 176(FADE_SPEED=1)	msec
t13		-	20	msec
t14		20		msec

● Power off sequence

Hereunder is AD87120's power off sequence.

Symbol	Condition	Min	Max	Units
t1		35(FADE_SPEED=0) 280(FADE_SPEED=1)	-	msec
t2		0.1	-	msec
t3		0	-	msec
t4		1	-	msec
t5		1	-	msec

● Line Driver Amplifiers Operation

A conventional inverting line-driver amplifier always requires an output dc-blocking capacitor and a bypass capacitor. DC blocking capacitors are large in size and cost a lot. It also restricts the output low frequency response. POP will occur if the charge and discharge processes on output capacitors are not carefully take cared. Besides, it needs to wait for a long time to charge V_{OUT} from 0V to HVDD/2.

For a cap-less line driver, a negative supply voltage (-HVDD) is produced by the integrated charge-pump, and feeds to line driver's negative supply instead of ground. The positive input can directly connect to ground without a C_{BYPASS}, and V_{OUT} is biased at ground which can eliminate the output dc-blocking capacitors. The output voltage swing is doubled compared to conventional amplifiers.

- Gain Setting Resistors (R_I and R_F) in Line Driver

  The line driver's gain is determined by R_I and R_F. The configuration of the amplifier is inverting type, The gain equation is listed as follows:

  Inverting configuration: $A_V = -\dfrac{R_F}{R_I}$

  The values of R_I and R_F must be chosen with consideration of stability, frequency response and noise. The recommended value of R_I is in the range from 1kΩ to 47kΩ, and R_F is from 4.7kΩ to 100kΩ for. The gain is in the range from -1V/V to -10V/V for inverting configuration. The following table show the recommended resistor values for different configurations.

R_I (kΩ)	R_F (kΩ)	Inverting Input Gain (V/V)
22	22	-1
15	30	-2
33	68	-2.1
10	100	-10

- Input Blocking Capacitors (C_{IN}) for Line Driver

  An input blocking capacitor is required to block the dc voltage of the audio source and allows the input to bias at a proper dc level for optimum operation. The input capacitor and input resistor (R_I) form a high-pass filter with the corner frequency determined as following equation:

$$f_C = \frac{1}{2\pi R_I C_{IN}}$$

- Charge-Pump Operation for Line Driver

  The charge-pump is used to generate a negative supply voltage to supply to line-driver. It needs two external capacitors, C_{FLY} and C_{HVSS}, for normal operation, see figure (a). The operation can be analyzed with two phase. In phase I, see figure (b), C_{FLY} is charged to HVDD, and in phase II, see figure (c), the charges on C_{FLY} are shared with C_{HVSS}, that makes HVSS a negative voltage. After an adequate clock cycles, HVSS will be equaled to –HVDD. Low ESR capacitors are recommended, and the typical value of C_{FLY} and C_{HVSS} is 1μF. A smaller capacitance can be used, but the maximum output voltage may be reduced.

(a) (b) (c)

- **Decoupling Capacitors in Line Driver**

  A low ESR power supply decoupling capacitor for HVDD is required for better performance. The capacitor should place as close to chip as possible, the value is typically 1µF. For filtering low frequency noise signals, a 10µF or greater capacitor placed near the chip is recommended.

- **Second-Order Filter Configuration for Line Driver**

  Line Driver can be used like a standard OPAMP. Several filter topologies can be implemented by using line driver, both single-ended and differential input configuration. For inverting input configuration, the overall gain is $-\dfrac{R2}{R1}$, the high-pass filter's cutoff frequency is $\dfrac{1}{2\pi R1 C3}$, the low-pass filter's cutoff frequency is $\dfrac{1}{2\pi\sqrt{R2 R3 C1 C2}}$, The following table show the detail component values.

Gain (V/V)	High Pass (Hz)	Low Pass (kHz)	C1 (pF)	C2 (pF)	C3 (µF)	R1 (kΩ)	R2 (kΩ)	R3 (kΩ)
-1	1.6	40	100	680	10	10	10	24
-1.5	1.3	40	68	680	15	8.2	12	30
-2	1.6	60	33	150	6.8	15	30	47
-2	1.6	30	47	470	6.8	15	30	43
-3.33	1.2	30	33	470	10	13	43	43
-10	1.5	30	22	1000	22	4.7	47	27

● External Under-Voltage Protection for Line Driver

The external under-voltage protection is used to mute the line-driver before any input voltage change to generate a POP. The threshold of UVP pin is designed to 1.25V. By using a resistor divider, users can decide the UVP level and hysteresis level. The levels can be obtained by following equations:

$$V_{UVP} = (1.25V - 6\mu A \times R13) \times (R11 + R12) / R12$$
$$Hysteresis = 5\mu A \times R13 \times (R11 + R12) / R12$$

With the condition R13 >> (R11 // R12).

For example, to obtain V_{UVP}=2.67V, Hysteresis=0.37V, R11=1.5kΩ, R12=1kΩ, R13=30kΩ.

The UVP pin voltage ripple needs to take care during power up state within 2mS. It will trigger test mode in Line Driver when the ripple of the UVP pin lower than 1.25V~1.475V by 2~4 times. To put a capacitor parallel with UVP pin can improve test mode mis-operating triggered while V_{STSTEM} is not stable during power up initially. V_{UVP} pin voltage threshold <1.475V should be prohibited during chip enable state.

Power on sequence for Line Driver

UVP pin is pulled high internally, and therefore it can be floated to disable the external under-voltage protection feature.

Application information

● Power supply decoupling capacitor (Cs)

Because of the power loss on the trace between the device and decoupling capacitor, the decoupling capacitor should be placed close to PVDD and PGND to reduce any parasitic resistor or inductor. A low ESR ceramic capacitor, typically 1000pF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, place a capacitor typically 0.1uF or 1uF as close as possible to the device PVDD leads works best. For low frequency noise filtering, a 100uF or greater capacitor (tantalum or electrolytic type) is suggested.

Recommended Power Supply Decoupling Capacitors.

● Boot-strap Capacitor

The output stage of the AD87120 uses a high-side NMOS driver. To generate the gate driver voltage for the high-side NMOS, a boot-strap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use 0.47uF capacitors to connect the appropriate output pin to the boot-strap pin in stereo application and use 1uF boot-strap capacitor in mono application.

● Ferrite Bead selection

If the traces from the AD87120 to speaker are short, the ferrite bead filters can reduce the high frequency emissions to meet FCC requirements. A ferrite bead that has very low impedance at low frequency and high impedance at high frequency (above 1MHz) is recommended. The impedance of the ferrite bead can be used along with a small capacitor with a value around 1000pF to reduce the frequency spectrum of the signal to an acceptable level.

Typical output filter for Filter-less application

● Output LC Filter

If the traces from the AD87120 to speaker are not short, it is recommended to add the output LC filter to eliminate the high frequency emissions. Below figure shows the typical output filter for 8Ω speaker with a cut-off frequency of 41KHz and 4Ω speaker with a cut-off frequency of 61KHz.

Typical LC output filter for 8Ω speaker

Typical LC output filter for 4Ω speaker

AD87120 switching frequency can be adjusted by 300KHz, 600KHz or 800KHz. Higher switching frequency means smaller inductor value needed.

- With 800KHz switching frequency, designers can select 10uH+0.68uF or 4.7uH+0.68uF as the output filter, this will help to save the inductor size with the same rated current during the inductor selection. With 4.7uH+0.68uF filter, make sure PVDD voltage lower enough to avoid the large ripple current to trigger the OC threshold.

PVDD (V)	Speaker Load (Ω)	Recommended Minimum Inductance (uH) for LC filter design
≦18	8	4.7uH+0.68uF
≦12	4	

- With 300KHz switching frequency, designers can select 22uH+0.68uF or 15uH+0.68uF or 10uH+0.68uF as the output filter, this will help to save power dissipation for some battery power supply application.

- Inductor Selection

The inductance vs. current profile for the inductor used in the output LC filter of a class-D amplifier can significantly impact the total harmonic distortion (THD) performance. The inductors always have decreasing inductance with increasing operating current. The inductance falls off severely, which induce inductor distortion is higher during lower-impedance loads. The effective inductance at the peak current is required to be at least 80% of the inductance value

In addition, it is required that the peak current is smaller than the OCP trigger threshold. Same PVDD and switching frequency, larger inductance means smaller idle current for lower power dissipation. The inductor's saturation current Isat > the amplifier's operating peak current is necessary. To operating safe considering, the inductor's saturation current >1.35 times of the peak current of maximum output power is suggested.

$$Inductor\_Ipeak\_selection \geq \sqrt{2 \times \frac{Maximum\_output\_power}{Rload}} \times 1.35$$

I²C-Bus Transfer Protocol

● Introduction

AD87120 employs I²C-bus transfer protocol. Two wires, serial data and serial clock carry information between the devices connected to the bus. Each device is recognized by a unique 7-bit address and can operate as either a transmitter or a receiver. The master device initiates a data transfer and provides the serial clock on the bus. AD87120 is always an I²C slave device.

● Protocol

■ START and STOP condition

START is identified by a high to low transition of the SDA signal. A START condition must precede any command for data transfer. A STOP is identified by a low to high transition of the SDA signal. A STOP condition terminates communication between AD87120 and the master device on the bus. In both START and STOP, the SCL is stable in the high state.

■ Data validity

The SDA signal must be stable during the high period of the clock. The high or low change of SDA only occurs when SCL signal is low. AD87120 samples the SDA signal at the rising edge of SCL signal.

■ Device addressing

The master generates 7-bit address to recognize slave devices. If DEV_NUM=1 (register 0X1C, B[5]), AD87120 slave address can be selected by $\overline{\text{ERROR}}$ in the following table.

I²C slave address configuration when DEV_NUM is 1.

ERROR pin configuration	MSBs				User Define			LSB
4.7k Ω to DVDD	0	1	1	0	0	0	0	R/W
15k Ω to DVDD	0	1	1	0	0	0	1	R/W
47kΩ to DVDD	0	1	1	0	1	0	0	R/W
120kΩ to DVDD	0	1	1	0	1	0	1	R/W

If DEV_NUM=0, AD87120 receives 7-bit address matched with 0110000 (0x30) or 0110001 (0x31) depend on $\overline{\text{ERROR}}$ pin state during power up ($\overline{\text{ERROR}}$ pin state before changing A_SEL_FAULT=1). AD87120 will acknowledge at the 9th bit (the 8th bit is for R/W bit). The bytes following the device identification address are for AD87120 internal sub-addresses.

■ Data transferring

Each byte of SDA signaling must consist of 8 consecutive bits, and the byte is followed by an acknowledge bit. Data is transferred with MSB first, as shown in the figure below. In both write and read operations, AD87120 supports both single-byte and multi-byte transfers. Refer to the figure below for detailed data-transferring protocol.

Register Table

The AD87120's audio signal processing data flow is shown as the following figures. User can control these functions by programming appropriate settings in the register table. In this section, the register table is summarized first. The definition of each register follows in the next section.

One band DRC without SRS

One band DRC with SRS

Type 1, three band DRC without SRS

Type 1, three band DRC with SRS

Type 2, three band DRC without SRS

Type 2, three band DRC with SRS

DRC Band	Type	EQ Per Channel	SRS	Middle Band Form in 3 band DRC
1	X	16	No	X
		14	Yes	X
3	Type 1	12	No	Middle band = 1-HPF-LPF
	Type 2	12	No	Middle band = HPF*LPF
	Type 1	10	Yes	Middle band = 1-HPF-LPF
	Type 2	10	Yes	Middle band = HPF*LPF

Address	Name	B[7]	B[6]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]
0X00	SCTL1	IF[2]	IF[1]	IF[0]	Reserved	PWML_X	PWMR_X	LV_UVSEL	LREXC
0X01	SCTL2	BCLK_SEL	FS[1]	FS[0]	FS8K	PMF[3]	PMF[2]	PMF[1]	PMF[0]
0X02	SCTL3	EN_CLK_OUT	MUTE	CM1	CM2	CM3	CM4	CM5	CM6
0X03	MVOL	MV[7]	MV[6]	MV[5]	MV[4]	MV[3]	MV[2]	MV[1]	MV[0]
0X04	C1VOL	C1V[7]	C1V[6]	C1V[5]	C1V[4]	C1V[3]	C1V[2]	C1V[1]	C1V[0]
0X05	C2VOL	C2V[7]	C2V[6]	C2V[5]	C2V[4]	C2V[3]	C2V[2]	C2V[1]	C2V[0]
0X06	C3VOL	C3V[7]	C3V[6]	C3V[5]	C3V[4]	C3V[3]	C3V[2]	C3V[1]	C3V[0]
0X07	C4VOL	C4V[7]	C4V[6]	C4V[5]	C4V[4]	C4V[3]	C4V[2]	C4V[1]	C4V[0]
0X08	C5VOL	C5V[7]	C5V[6]	C5V[5]	C5V[4]	C5V[3]	C5V[2]	C5V[1]	C5V[0]
0X09	C6VOL	C6V[7]	C6V[6]	C6V[5]	C6V[4]	C6V[3]	C6V[2]	C6V[1]	C6V[0]
0X0A	BTONE	Reserved			BTC[4]	BTC[3]	BTC[2]	BTC[1]	BTC[0]
0X0B	TTONE	Reserved			TTC[4]	TTC[3]	TTC[2]	TTC[1]	TTC[0]
0X0C	SCTL4	SRBP	BTE	DEQE	NGE	EQL	PSL	DSPB	HPB
0X0D	C1CFG	C1DRCGS[1]	C1DRCGS[0]	Reserved		C1PCBP	C1DRCBP	Reserved	C1VBP
0X0E	C2CFG	C2DRCGS[1]	C2DRCGS[0]	Reserved		C2PCBP	C2DRCBP	Reserved	C2VBP
0X0F	C3CFG	C3DRCGS[1]	C3DRCGS[0]	Reserved			C3DRCBP	Reserved	C3VBP
0X10	C4CFG	C4DRCGS[1]	C4DRCGS[0]	Reserved			C4DRCBP	Reserved	C4VBP
0X11	C5CFG	C5DRCGS[1]	C5DRCGS[0]	Reserved			C5DRCBP	Reserved	C5VBP
0X12	C6CFG	C6DRCGS[1]	C6DRCGS[0]	Reserved			C6DRCBP	Reserved	C6VBP
0X13	C7CFG	C7DRCGS[1]	C7DRCGS[0]	Reserved			C7DRCBP	Reserved	
0X14	C8CFG	C8DRCGS[1]	C8DRCGS[0]	Reserved			C8DRCBP	Reserved	
0X15	LAR1	LA1[3]	LA1[2]	LA1[1]	LA1[0]	LR1[3]	LR1[2]	LR1[1]	LR1[0]
0X16	LAR2	LA2[3]	LA2[2]	LA2[1]	LA2[0]	LR2[3]	LR2[2]	LR2[1]	LR2[0]
0X17	LAR3	LA3[3]	LA3[2]	LA3[1]	LA3[0]	LR3[3]	LR3[2]	LR3[1]	LR3[0]
0X18	LAR4	LA4[3]	LA4[2]	LA4[1]	LA4[0]	LR4[3]	LR4[2]	LR4[1]	LR4[0]
0X19	ERDLY	Prohibited							

0X1A	SCTL5	FS16K	MONO_EN	SW_RSTB	LVUV_FADE	DIS_OV_FADE	DIS_MCLK_DET	Reserved	Reserved
0X1B	SCTL6	DIS_HVUV	Reserved	POST_BOOST	Reserved	DRCM	HV_UVSEL [2]	HV_UVSEL [1]	HV_UVSEL [0]
0X1C	SCTL7	Reserved	A_SEL_FAULT	DEV_NUM	DIS_NG_FADE	Reserved	FADE_SPEED	NG_GAIN[1]	NG_GAIN[0]
0X1D	CFADDR	CFA[7]	CFA[6]	CFA[5]	CFA[4]	CFA[3]	CFA[2]	CFA[1]	CFA[0]
0X1E	A1CF1	Reserved	Reserved	Reserved	Reserved]	C1B[27]	C1B[26]	C1B[25]	C1B[24]
0X1F	A1CF2	C1B[23]	C1B[22]	C1B[21]	C1B[20]	C1B[19]	C1B[18]	C1B[17]	C1B[16]
0X20	A1CF3	C1B[15]	C1B[14]	C1B[13]	C1B[12]	C1B[11]	C1B[10]	C1B[9]	C1B[8]
0X21	A1CF4	C1B[7]	C1B[6]	C1B[5]	C1B[4]	C1B[3]	C1B[2]	C1B[1]	C1B[0]
0X22	A2CF1	Reserved	Reserved	Reserved	Reserved]	C2B[27]	C2B[26]	C2B[25]	C2B[24]
0X23	A2CF2	C2B[23]	C2B[22]	C2B[21]	C2B[20]	C2B[19]	C2B[18]	C2B[17]	C2B[16]
0X24	A2CF3	C2B[15]	C2B[14]	C2B[13]	C2B[12]	C2B[11]	C2B[10]	C2B[9]	C2B[8]
0X25	A2CF4	C2B[7]	C2B[6]	C2B[5]	C2B[4]	C2B[3]	C2B[2]	C2B[1]	C2B[0]
0X26	B1CF1	Reserved	Reserved	Reserved	Reserved]	C3B[27]	C3B[26]	C3B[25]	C3B[24]
0X27	B1CF2	C3B[23]	C3B[22]	C3B[21]	C3B[20]	C3B[19]	C3B[18]	C3B[17]	C3B[16]
0X28	B1CF3	C3B[15]	C3B[14]	C3B[13]	C3B[12]	C3B[11]	C3B[10]	C3B[9]	C3B[8]
0X29	B1CF4	C3B[7]	C3B[6]	C3B[5]	C3B[4]	C3B[3]	C3B[2]	C3B[1]	C3B[0]
0X2A	B2CF1	Reserved	Reserved	Reserved	Reserved]	C4B[27]	C4B[26]	C4B[25]	C4B[24]
0X2B	B2CF2	C4B[23]	C4B[22]	C4B[21]	C4B[20]	C4B[19]	C4B[18]	C4B[17]	C4B[16]
0X2C	B2CF3	C4B[15]	C4B[14]	C4B[13]	C4B[12]	C4B[11]	C4B[10]	C4B[9]	C4B[8]
0X2D	B2CF4	C4B[7]	C4B[6]	C4B[5]	C4B[4]	C4B[3]	C4B[2]	C4B[1]	C4B[0]
0X2E	A0CF1	Reserved	Reserved	Reserved	Reserved]	C5B[27]	C5B[26]	C5B[25]	C5B[24]
0X2F	A0CF2	C5B[23]	C5B[22]	C5B[21]	C5B[20]	C5B[19]	C5B[18]	C5B[17]	C5B[16]
0X30	A0CF3	C5B[15]	C5B[14]	C5B[13]	C5B[12]	C5B[11]	C5B[10]	C5B[9]	C5B[8]
0X31	A0CF4	C5B[7]	C5B[6]	C5B[5]	C5B[4]	C5B[3]	C5B[2]	C5B[1]	C5B[0]
0X32	CFRW	Reserved	RBS	R3	W3	RA	R1	WA	W1
0X33	SCTL8	Reserved				DRC_SEL	THREE_DRC_TYPE	DRC_LINK	Reserved
0X34	SCTL9	Reserved							
0X35	VFT1	MV_FT[1]	MV_FT[0]	C1V_FT[1]	C1V_FT[0]	C2V_FT[1]	C2V_FT[0]	C3V_FT[1]	C3V_FT[0]
0X36	VFT2	C4V_FT[1]	C4V_FT[0]	C5V_FT[1]	C5V_FT[0]	C6V_FT[1]	C6V_FT[0]	Reserved	
0X37	ID	DN[3]	DN[2]	DN[1]	DN[0]	VN[3]	VN[2]	VN[1]	VN[0]
0X38	LMC	C1_CLR	C2_CLR	C3_CLR	C4_CLR	C5_CLR	C6_CLR	C7_CLR	C8_CLR
0X39	PMC	C1_CLR_RMS	C2_CLR_RMS	C3_CLR_RMS	C4_CLR_RMS	C5_CLR_RMS	C6_CLR_RMS	C7_CLR_RMS	C8_CLR_RMS
0X3A	1STC1LM	C1_LEVEL[31]	C1_LEVEL[30]	C1_LEVEL[29]	C1_LEVEL[28]	C1_LEVEL[27]	C1_LEVEL[26]	C1_LEVEL[25]	C1_LEVEL[24]
0X3B	2NDC1LM	C1_LEVEL[23]	C1_LEVEL[22]	C1_LEVEL[21]	C1_LEVEL[20]	C1_LEVEL[19]	C1_LEVEL[18]	C1_LEVEL[17]	C1_LEVEL[16]
0X3C	3RDC1LM	C1_LEVEL[15]	C1_LEVEL[14]	C1_LEVEL[13]	C1_LEVEL[12]	C1_LEVEL[11]	C1_LEVEL[10]	C1_LEVEL[9]	C1_LEVEL[8]
0X3D	4THC1LM	C1_LEVEL[7]	C1_LEVEL[6]	C1_LEVEL[5]	C1_LEVEL[4]	C1_LEVEL[3]	C1_LEVEL[2]	C1_LEVEL[1]	C1_LEVEL[0]

0X3E	1STC2LM	C2_LEVEL[31]	C2_LEVEL[30]	C2_LEVEL[29]	C2_LEVEL[28]	C2_LEVEL[27]	C2_LEVEL[26]	C2_LEVEL[25]	C2_LEVEL[24]
0X3F	2NDC2LM	C2_LEVEL[23]	C2_LEVEL[22]	C2_LEVEL[21]	C2_LEVEL[20]	C2_LEVEL[19]	C2_LEVEL[18]	C2_LEVEL[17]	C2_LEVEL[16]
0X40	3RDC2LM	C2_LEVEL[15]	C2_LEVEL[14]	C2_LEVEL[13]	C2_LEVEL[12]	C2_LEVEL[11]	C2_LEVEL[10]	C2_LEVEL[9]	C2_LEVEL[8]
0X41	4THC2LM	C2_LEVEL[7]	C2_LEVEL[6]	C2_LEVEL[5]	C2_LEVEL[4]	C2_LEVEL[3]	C2_LEVEL[2]	C2_LEVEL[1]	C2_LEVEL[0]
0X42	1STC3LM	C3_LEVEL[31]	C3_LEVEL[30]	C3_LEVEL[29]	C3_LEVEL[28]	C3_LEVEL[27]	C3_LEVEL[26]	C3_LEVEL[25]	C3_LEVEL[24]
0X43	2NDC3LM	C3_LEVEL[23]	C3_LEVEL[22]	C3_LEVEL[21]	C3_LEVEL[20]	C3_LEVEL[19]	C3_LEVEL[18]	C3_LEVEL[17]	C3_LEVEL[16]
0X44	3RDC3LM	C3_LEVEL[15]	C3_LEVEL[14]	C3_LEVEL[13]	C3_LEVEL[12]	C3_LEVEL[11]	C3_LEVEL[10]	C3_LEVEL[9]	C3_LEVEL[8]
0X45	4THC3LM	C3_LEVEL[7]	C3_LEVEL[6]	C3_LEVEL[5]	C3_LEVEL[4]	C3_LEVEL[3]	C3_LEVEL[2]	C3_LEVEL[1]	C3_LEVEL[0]
0X46	1STC4LM	C4_LEVEL[31]	C4_LEVEL[30]	C4_LEVEL[29]	C4_LEVEL[28]	C4_LEVEL[27]	C4_LEVEL[26]	C4_LEVEL[25]	C4_LEVEL[24]
0X47	2NDC4LM	C4_LEVEL[23]	C4_LEVEL[22]	C4_LEVEL[21]	C4_LEVEL[20]	C4_LEVEL[19]	C4_LEVEL[18]	C4_LEVEL[17]	C4_LEVEL[16]
0X48	3RDC4LM	C4_LEVEL[15]	C4_LEVEL[14]	C4_LEVEL[13]	C4_LEVEL[12]	C4_LEVEL[11]	C4_LEVEL[10]	C4_LEVEL[9]	C4_LEVEL[8]
0X49	4THC4LM	C4_LEVEL[7]	C4_LEVEL[6]	C4_LEVEL[5]	C4_LEVEL[4]	C4_LEVEL[3]	C4_LEVEL[2]	C4_LEVEL[1]	C4_LEVEL[0]
0X4A	1STC5LM	C5_LEVEL[31]	C5_LEVEL[30]	C5_LEVEL[29]	C5_LEVEL[28]	C5_LEVEL[27]	C5_LEVEL[26]	C5_LEVEL[25]	C5_LEVEL[24]
0X4B	2NDC5LM	C5_LEVEL[23]	C5_LEVEL[22]	C5_LEVEL[21]	C5_LEVEL[20]	C5_LEVEL[19]	C5_LEVEL[18]	C5_LEVEL[17]	C5_LEVEL[16]
0X4C	3RDC5LM	C5_LEVEL[15]	C5_LEVEL[14]	C5_LEVEL[13]	C5_LEVEL[12]	C5_LEVEL[11]	C5_LEVEL[10]	C5_LEVEL[9]	C5_LEVEL[8]
0X4D	4THC5LM	C5_LEVEL[7]	C5_LEVEL[6]	C5_LEVEL[5]	C5_LEVEL[4]	C5_LEVEL[3]	C5_LEVEL[2]	C5_LEVEL[1]	C5_LEVEL[0]
0X4E	1STC6LM	C6_LEVEL[31]	C6_LEVEL[30]	C6_LEVEL[29]	C6_LEVEL[28]	C6_LEVEL[27]	C6_LEVEL[26]	C6_LEVEL[25]	C6_LEVEL[24]
0X4F	2NDC6LM	C6_LEVEL[23]	C6_LEVEL[22]	C6_LEVEL[21]	C6_LEVEL[20]	C6_LEVEL[19]	C6_LEVEL[18]	C6_LEVEL[17]	C6_LEVEL[16]
0X50	3RDC6LM	C6_LEVEL[15]	C6_LEVEL[14]	C6_LEVEL[13]	C6_LEVEL[12]	C6_LEVEL[11]	C6_LEVEL[10]	C6_LEVEL[9]	C6_LEVEL[8]
0X51	4THC6LM	C6_LEVEL[7]	C6_LEVEL[6]	C6_LEVEL[5]	C6_LEVEL[4]	C6_LEVEL[3]	C6_LEVEL[2]	C6_LEVEL[1]	C6_LEVEL[0]
0X52	1STC7LM	C7_LEVEL[31]	C7_LEVEL[30]	C7_LEVEL[29]	C7_LEVEL[28]	C7_LEVEL[27]	C7_LEVEL[26]	C7_LEVEL[25]	C7_LEVEL[24]
0X53	2NDC7LM	C7_LEVEL[23]	C7_LEVEL[22]	C7_LEVEL[21]	C7_LEVEL[20]	C7_LEVEL[19]	C7_LEVEL[18]	C7_LEVEL[17]	C7_LEVEL[16]
0X54	3RDC7LM	C7_LEVEL[15]	C7_LEVEL[14]	C7_LEVEL[13]	C7_LEVEL[12]	C7_LEVEL[11]	C7_LEVEL[10]	C7_LEVEL[9]	C7_LEVEL[8]
0X55	4THC7LM	C7_LEVEL[7]	C7_LEVEL[6]	C7_LEVEL[5]	C7_LEVEL[4]	C7_LEVEL[3]	C7_LEVEL[2]	C7_LEVEL[1]	C7_LEVEL[0]
0X56	1STC8LM	C8_LEVEL[31]	C8_LEVEL[30]	C8_LEVEL[29]	C8_LEVEL[28]	C8_LEVEL[27]	C8_LEVEL[26]	C8_LEVEL[25]	C8_LEVEL[24]
0X57	2NDC8LM	C8_LEVEL[23]	C8_LEVEL[22]	C8_LEVEL[21]	C8_LEVEL[20]	C8_LEVEL[19]	C8_LEVEL[18]	C8_LEVEL[17]	C8_LEVEL[16]
0X58	3RDC8LM	C8_LEVEL[15]	C8_LEVEL[14]	C8_LEVEL[13]	C8_LEVEL[12]	C8_LEVEL[11]	C8_LEVEL[10]	C8_LEVEL[9]	C8_LEVEL[8]
0X59	4THC8LM	C8_LEVEL[7]	C8_LEVEL[6]	C8_LEVEL[5]	C8_LEVEL[4]	C8_LEVEL[3]	C8_LEVEL[2]	C8_LEVEL[1]	C8_LEVEL[0]
0X5A	I2S_OUT	Reserved				SDATAO_CTRL	I2S_DO_SEL[2]	I2S_DO_SEL[2]	I2S_DO_SEL[2]
0X5B	MKHB	MK_HBYTE[7]	MK_HBYTE[6]	MK_HBYTE[5]	MK_HBYTE[4]	MK_HBYTE[3]	MK_HBYTE[2]	MK_HBYTE[1]	MK_HBYTE[0]
0X5C	MKLB	MK_LBYTE[7]	MK_LBYTE[6]	MK_LBYTE[5]	MK_LBYTE[4]	MK_LBYTE[3]	MK_LBYTE[2]	MK_LBYTE[1]	MK_LBYTE[0]
0X5D	HI_RES	Reserved					ANTI_ALIAS_EN	FIR2_EN	ANTI_LC_EN
0X5E	ANA_GAIN	Reserved					ANA_GAIN[2]	ANA_GAIN[1]	ANA_GAIN[0]
0X5F~ 0X68	Reserved	Reserved							
0X69	TDM_W	Reserved					TDM_W[2]	TDM_W[1]	TDM_W[0]

0X6A	TDM_O	TDM_O[7]	TDM_O[6]	TDM_O[5]	TDM_O[4]	TDM_O[3]	TDM_O[2]	TDM_O[1]	TDM_O[0]
0X6B	FSW	Reserved					FSW[2]	FSW[1]	FSW[0]
0X6C	PMF_FS_R	Reserved			FS_BUF	PMF_BUF[3]	PMF_BUF[2]	PMF_BUF[1]	PMF_BUF[0]
0X6D	OC	Prohibited							
0X6E	DTC	Prohibited							
0X6F	TMR0	Prohibited	Filterless_SEL		Prohibited				
0X70	Reserved	Reserved							
0X71	TMR1	Prohibited							
0X72	TMR2	Prohibited							
0X73	Dither	Prohibited							
0X74	EDL	Prohibited							
0X75	MBIST_1ST_E	Prohibited							
0X76	MBIST_2ND_E	Prohibited							
0X77	MBIST_3RD_E	Prohibited							
0X78	MBIST_4TH_E	Prohibited							
0X79	MBIST_1ST_O	Prohibited							
0X7A	MBIST_2ND_O	Prohibited							
0X7B	MBIST_3RD_O	Prohibited							
0X7C	MBIST_4TH_O	Prohibited							
0X7D	ERR_REG	A_OCP_N	A_OTP_N	A_UV_N	A_DCD_N	Reserved	A_CKERR	A_OVP	Reserved
0X7E	ERR_RECORD	A_OCP_N_LATCH	A_OTP_N__LATCH	A_UV_N__LATCH	A_DCD_N_LATCH	Reserved	A_CKERR__LATCH	A_OVP_LATCH	Reserved
0X7F	ERR_CLEAR	A_OCP_N_CLEAR	A_OTP_N_CLEAR	A_UV_N_CLEAR	A_DCD_N_CLEAR	Reserved	A_CKERR_CLEAR	A_OVP_CLEAR	Reserved

Detail Description for Register

Note that the highlighted columns are default values of these tables. If there is no highlighted value, the default setting of this bit is determined by the external pin.

- Address 0X00 : State control 1

    AD87120 supports multiple serial data input formats including I^2S, Left-alignment and Right-alignment. These formats are selected by user via bit7~bit5 of address 0X00. The left/right channels can be exchanged to each other by programming to bit0, LREXC.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:5]	IF[2:0]	Input Format	000	I^2S 16-24 bits
			001	Left-alignment 16-24 bits
			010	Right-alignment 16 bits
			011	Right-alignment 18 bits
			100	Right-alignment 20 bits
			101	Right-alignment 24 bits
			110	TDM
B[4]		Reserved		
B[3]	L_INVERSE	L channel phase inverse	0	Normal
			1	Inverse
B[2]	R_INVERSE	R channel phase inverse	0	Normal
			1	Inverse
B[1]	LV_UVSEL	LV under voltage selection	0	2.6V
			1	2.2V
B[0]	LREXC	Left/Right (L/R) Channel exchanged	0	No exchanged
			1	L/R exchanged

● Address 0X01 : State control 2

AD87120 has a built-in PLL and supports multiple MCLK/Fs or BCLK/Fs ratios.

If BCLK_SEL is high, the ratio is changed to BCLK/FS ratios. On the contrary, the ratio is changed to MCLK/FS ratios. AD87120 has 8K sample rate application via bit 4, FS8K register and 16K sample rate application via 0X1A B[7], FS16K register. Detail setting is shown in the following table.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	BCLK_SEL	MCLK-less (BCLK system)	0	Disable
			1	Enable
B[6:5]	FS[1:0]	Sampling Frequency	00	32/44.1/48kHz
			01	64/88.2/96kHz
			1x	Reserved
B[4]	FS8K	8K sample rate	0	Disable
			1	Enable

Multiple MCLK/FS in MCLK system or BCLK/FS in BCLK system ratio setting table

BIT	NAME	DESCRIPTION	VALUE	B[6:5]=00	B[6:5]=01	B[6:5]=1x
B[3:0]	PMF[3:0]	MCLK/Fs or BCLK/Fs Setup	0000	1024x	512x	Reserved
			0001	Reset Default (64x)	Reset Default (64x)	
			0010	128x	128x	
			0011	192x	192x	
			0100	256x	256x	
			0101	384x	384x	
			0110	512x	512x	
			0111	576x	Reserved	
			1000	768x		
			1001	1024x		

Multiple MCLK/FS ratio setting table of 16K application

BIT	NAME	DESCRIPTION	VALUE	0X1A, B[7]=1
B[3:0]	PMF[3:0]	MCLK/Fs Setup	0000	2048x
			0001	Reset Default (128x)
			0010	256x
			0011	384x
			0100	512x
			0101	768x
			0110	1024x
			0111	1152x
			1000	1536x
			1001	2048x

Multiple MCLK/FS ratio setting table of 8K application

BIT	NAME	DESCRIPTION	VALUE	0X01, B[4]=1
B[3:0]	PMF[3:0]	MCLK/Fs Setup	0000	4096x
			0001	Reset Default (256x)
			0010	512x
			0011	768x
			0100	1024x
			0101	1536x
			0110	2048x
			0111	2304x
			1000	3072x
			1001	4096x

● Address 0X02 : State control 3

AD87120 has mute function including master mute and channel mute.

In one band DRC, master, channel 1, and channel 2 mute will active.

When master mute is enabled, all 2 processing channels are muted. User can mute these 2 channels individually by channel mute. When the mute function is enabled or disabled, the fade-out or fade-in process will be initiated.

In three bands DRC, master, channel 1 to channel 6 mute will active.

When master mute is enabled, all 6 processing channels are muted. User can mute these 6 channels individually by channel mute. When the mute function is enabled or disabled, the fade-out or fade-in process will be initiated.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	EN_CLK_OUT	PLL Clock Output	0	Disabled
			1	Enabled
B[6]	MMUTE	Master Mute	0	All channel not muted
			1	All channel muted
B[5]	CM1	Channel 1 Mute	0	Ch1 not muted
			1	Only Ch1 muted
B[4]	CM2	Channel 2 Mute	0	Ch2 not muted
			1	Only Ch2 muted
B[3]	CM3	Channel 3 Mute	0	Ch3 not muted
			1	Only Ch3 muted
B[2]	CM4	Channel 4 Mute	0	Ch4 not muted
			1	Only Ch4 muted
B[1]	CM5	Channel 5 Mute	0	Ch5 not muted
			1	Only Ch5 muted
B[0]	CM6	Channel 6 Mute	0	Ch6 not muted
			1	Only Ch6 muted

- Address 0X03 : Master volume control

    AD87120 supports both master-volume (Address 0X03) and channel-volume control (Address 0X04, 0X05, 0X06, 0X07, 0X08, 0X09) modes. Both volume control settings range from +12dB ~ -103dB and 0.5dB per step. Note that the master volume control is added to the individual channel volume control as the total volume control. For example, if the master volume level is set at, Level A (in dB unit) and the channel volume level is set at Level B (in dB unit), the total volume control setting is equal to Level A plus with Level B.

    -103dB $\leqq$ Total volume (Level A + Level B) $\leqq$ +24dB.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	MV[7:0]	Master Volume	00000000	+12.0dB
			00000001	+11.5dB
			00000010	+11.0dB
			:	:
			00010111	+0.5dB
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X04 : Channel 1 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C1V[7:0]	Channel1 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

● Address 0X05 : Channel 2 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C2V[7:0]	Channel2 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

● Address 0X06 : Channel 3 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C3V[7:0]	Channel3 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X07 : Channel 4 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C4V[7:0]	Channel 4 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

- Address 0X08 : Channel 5 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C5V[7:0]	Channel 5 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

● Address 0X09 : Channel 6 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
BIT[7:0]	C6V[7:0]	Channel 6 Volume	00000000	+12.0dB
			00000001	+11.5dB
			:	:
			00010100	+2dB
			:	:
			00011000	0.0dB
			00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

● Address 0X0C : State control 4

The AD87120 provides several DSP setting as following.

Due the DSP processing bandwidth limitation, surround sound effect doesn't support in 64KHz/88.2KHz/96KHz sample rate.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	SRBP	Surround bypass	0	Surround enable
			1	Surround bypass
B[6]	SRS_dly	Surround Delay	0	No delay
			1	Delay 1 DSP sample point(1/96K)
B[5]		Reserved		
B[4]	NGE	Noise gate enable	0	Noise gate disable
			1	Noise gate enable
B[3]	EQL	EQ Link	0	Each channel uses individual EQ
			1	Channel-2 uses channel-1 EQ
B[2]	PSL	Post-scale link	0	Each channel uses individual post-scale
			1	Use channel-1 post-scale
B[1]	DSPB	EQ bypass	0	EQ enable
			1	EQ bypass
B[0]	HPB	DC blocking HPF bypass	0	HPF dc enable
			1	HPF dc bypass

● Address 0X0D, 0X0E ,0X0F,0X10,0X11,0X12, 0X13,0X14 : Channel configuration registers

AD87120 can configure each channel to enable or bypass DRC and channel volume and select the limiter set.

Address 0X0D and 0X0E; where x=1 or 2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	CXDRCGS	Channel X DRC gain step	00	DRC gain step =0.5dB
			01	DRC gain step =0.25dB
			1x	DRC gain step =0.125dB
B[5:4]		Reserved		
B[3]	CxPCBP	Channel x Power Clipping bypass	0	Channel x PC enable
			1	Channel x PC bypass
B[2]	CxDRCBP	Channel x DRC bypass	0	Channel x DRC enable
			1	Channel x DRC bypass
B[1]		Reserved		
B[0]	CxVBP	Channel x Volume bypass	0	Channel x's master volume operation
			1	Channel x's master volume bypass

Address 0X0F, 0X10, 0X11, and 0X12; where x=3, 4, 5, 6

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	CXDRCGS	Channel X DRC gain step	00	DRC gain step =0.5dB
			01	DRC gain step =0.25dB
			1x	DRC gain step =0.125dB
B[5:3]		Reserved		
B[2]	CxDRCBP	Channel x DRC bypass	0	Channel x DRC enable
			1	Channel x DRC bypass
B[1]		Reserved		
B[0]	CxVBP	Channel x Volume bypass	0	Channel x volume operation
			1	Channel x volume bypass

Address 0X13, and 0X14; where x=7 or 8

C7DRCBP/C8DRCBP use to control L/R post DRC.

The gains are internally setting and they can't be changed via I2C control.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	CXDRCGS	Channel X DRC gain step	00	DRC gain step =0.5dB
			01	DRC gain step =0.25dB
			1x	DRC gain step =0.125dB
B[5:3]		Reserved		
B[2]	CxDRCBP	Channel x DRC bypass	0	Channel x DRC enable
			1	Channel x DRC bypass
B[1:0]		Reserved		

● Address 0X1A : State control 5

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	FS16K	16K sample rate	0	Disable
			1	Enable
B[6]	MONO_EN	MONO enable register	0	Stereo
			1	MONO_EN=1 and MONO_KEY=3006(hex) Output will become mono
B[5]	SW_RSTB	Software reset	0	Reset
			1	Normal operation
B[4]	LVUV_FADE	Low Under Voltage Fade	0	No Fade
			1	Fade
B[3]	DIS_OV_FADE	Disable over voltage fade	0	Fade
			1	No fade
B[2]	DIS_CLK_DET	Disable CLK detect circuit	0	Enable CLK detect circuit
			1	Disable CLK detect circuit
B[1:0]		Reserved		

● Address 0X1B : State control 6

AD87120 can disable HV under voltage detection via bit 7.

AD87120 support multi-level HV under voltage detection via bit2~ bit0, using this function, AD87120 will fade out signal to avoid pop sounds if high voltage supply disappear before low voltage supply.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	DIS_HVUV	Disable HV under voltage selection	0	Enable
			1	Disable
B[6]		Reserved		
B[5]	POST_BOOST	POST boost +48dB	0	0dB
			1	+48dB
B[4]		Reserved		
B[3]	DRCM	DRC mode selection	0	Peak mode
			1	RMS mode
B[2:0]	HV_UVSEL	UV detection level	000	4V
			001	7.2V
			010	9.7 V
			011	13.2V
			100	15.5 V
			101	19.5 V
			Others	7.2V

● Address 0X1C: State control 7

The $\overline{\text{ERROR}}$ pin of AD87120 is a dual function pin. It is treated as a I^{2}C device address selection input when B[6] is set as low. It will become as an ERROR output pin when B[6] is set as high.

AD87120 supports 2 device address and 4 device address selection via bit 5. AD87120 provide 2 kind of fade in/out speed via bit 2. One is 1.25ms from mute to 0dB. The other one is 10ms from mute to 0dB.

AD87120 provide noise gate function if receiving 2048 signal sample points smaller than noise gate attack level. User can change noise gate gain via bit1~ bit0. When noise gate function occurs, input signal will multiply noise gate gain (x1/8, x1/4 x1/2, x0). User can select fade out or not via bit 4.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]	A_SEL_FAULT	I^{2}C address selection or ERROR output	0	I^{2}C device address selection
			1	ERROR output
B[5]	DEV_NUM	Device address number for I^{2}C	0	2 address
			1	4 address
B[4]	DIS_NG_FADE	Disable noise gate fade	0	Fade
			1	No fade
B[3]		Reserved		
B[2]	FADE_SPEED	Fade in/out speed selection	0	1.25ms
			1	10ms
B[1:0]	NG_GAIN[1:0]	Noise gate gain	00	x1/8
			01	x1/4
			10	x1/2
			11	Mute

● Address 0X1D ~0X2D : User-defined coefficients registers

An on-chip RAM in AD87120 stores user-defined EQ, mixing, pre-scale, post-scale coefficients…etc. The content of this coefficient RAM is indirectly accessed via coefficient registers, which consist of one base address register (address 0X1D), five sets of registers (address 0X1E to 0X31) of three consecutive 8-bit entries for each 24-bit coefficient, and one control register (address 0X32) to control access of the coefficients in the RAM..

Address 0X1D

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	CFA[7:0]	Coefficient RAM base address	00000000	

Address 0X1E, A1cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C1B[27:24]	First 4-bits of coefficients A1		

Address 0X1F, A1cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1B[23:16]	Second byte of coefficients A1		

Address 0X20, A1cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1B[15:8]	Third byte of coefficients A1		

Address 0X21, A1cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1B[7:0]	Fourth byte of coefficients A1		

Address 0X22, A2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C2B[28:24]	First 4-bits of coefficients A2		

Address 0X23, A2cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[23:16]	Second byte of coefficients A2		

Address 0X24, A2cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[15:8]	Third byte of coefficients A2		

Address 0X25, A2cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[7:0]	Fourth byte of coefficients A2		

Address 0X26, B1cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C3B[28:24]	First 4-bits of coefficients B1		

Address 0X27, B1cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3B[23:16]	Second byte of coefficients B1		

Address 0X28, B1cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3B[15:8]	Third byte of coefficients B1		

Address 0X29, B1cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3B[7:0]	Fourth byte of coefficients B1		

Address 0X2A, B2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C4B[28:24]	First 4-bits of coefficients B2		

Address 0X2B, B2cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4B[23:16]	Second byte of coefficients B2		

Address 0X2C, B2cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4B[15:8]	Third byte of coefficients B2		

Address 0X2D, B2cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4B[7:0]	Fourth byte of coefficients B2		

Address 0X2E, B2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3:0]	C5B[28:24]	First 4-bits of coefficients A0		

Address 0X2F, A0cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[23:16]	Second byte of coefficients A0		

Address 0X30, A0cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[15:8]	Third byte of coefficients A0		

Address 0X31, A0cf4

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[7:0]	Fourth byte of coefficients A0		

Address 0X32, CfRW

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]	RBS	RAM bank selection	0	Select RAM bank 0
			1	Select RAM bank 1
B[5]	R3	Enable of reading three coefficients from RAM	0	Read complete
			1	Read enable
B[4]	W3	Enable of writing three coefficients to RAM	0	Write complete
			1	Write enable
B[3]	RA	Enable of reading a set of coefficients from RAM	0	Read complete
			1	Read enable
B[2]	R1	Enable of reading a single coefficients from RAM	0	Read complete
			1	Read enable
B[1]	WA	Enable of writing a set of coefficients to RAM	0	Write complete
			1	Write enable
B[0]	W1	Enable of writing a single coefficient to RAM	0	Write complete
			1	Write enable

● Address 0X33 : State control 8

AD87120 can support one band and three band DRC selection via bit3.

In three bands DRC, AD87120 has two different types for selection.

In one band DRC mode, CH1 and CH2 DRC threshold are the same via setting bit1, DRC_LINK as 1, and CH1 and CH2 can have different DRC threshold via setting bit1 as 0.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3]	DRC_SEL	DRC mode selection	0	One band DRC
			1	Three band DRC
B[2]	THREE_DRC_TYPE	Three band DRC type	0	TYPE1
			1	TYPE2
B[1]	DRC_LINK	One band DRC link	0	1.1 application
			1	Stereo application
B[0]		Reserved		

- Address 0X35/0X36: Volume fine tune

  AD87120 supports both master-volume fine tune and channel-volume control fine tune modes. Both volume control settings range from 0dB ~ -0.375dB and 0.125dB per step. Note that the master volume fine tune is added to the individual channel volume fine tune as the total volume fine tune.

Address 0X35

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	MV_FT	Master Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[5:4]	C1V_FT	Channel 1 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[3:2]	C2V_FT	Channel 2 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[1:0]	C3V_FT	Channel 3 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB

Address 0X36

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]	C4V_FT	Channel 4 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[5:4]	C5V_FT	Channel 5 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[3:2]	C6V_FT	Channel 6 Volume Fine Tune	00	0dB
			01	-0.125dB
			10	-0.25dB
			11	-0.375dB
B[1:0]		Reserved		

● Address 0X37 : Device number and Version number

Device number and version number are the ID for the device.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]	DN	Device number	0000	Identification code
B[3:0]	VN	Version number	0000	Identification code

● Address 0X38 : level meter clear

AD87120 has 8 set of level meter which hold the maximum absolute value.

Each level meter has its own level meter clear.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	C1_CLR	Clear CH1 level meter	0	No clear
			1	Clear
B[6]	C2_CLR	Clear CH2 level meter	0	No clear
			1	Clear
B[5]	C3_CLR	Clear CH3 level meter	0	No clear
			1	Clear
B[4]	C4_CLR	Clear CH4 level meter	0	No clear
			1	Clear
B[3]	C5_CLR	Clear CH5 level meter	0	No clear

			1	Clear
B[2]	C6_CLR	Clear CH6 level meter	0	No clear
			1	Clear
B[1]	C7_CLR	Clear CH7 level meter	0	No clear
			1	Clear
B[0]	C8_CLR	Clear CH8 level meter	0	No clear
			1	Clear

- Address 0X39 : Power meter clear

AD87120 has 8 set of power meter which continue update RMS value.

Each power meter has its own power meter clear.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	C1_CLR_RMS	Clear CH1 power meter	0	No clear
			1	Clear
B[6]	C2_CLR_RMS	Clear CH2 power meter	0	No clear
			1	Clear
B[5]	C3_CLR_RMS	Clear CH3 power meter	0	No clear
			1	Clear
B[4]	C4_CLR_RMS	Clear CH4 power meter	0	No clear
			1	Clear
B[3]	C5_CLR_RMS	Clear CH5 power meter	0	No clear
			1	Clear
B[2]	C6_CLR_RMS	Clear CH6 power meter	0	No clear
			1	Clear
B[1]	C7_CLR_RMS	Clear CH7 power meter	0	No clear
			1	Clear
B[0]	C8_CLR_RMS	Clear CH8 power meter	0	No clear
			1	Clear

- Address 0X3A : First byte of C1 level meter

    In one band DRC, channel-1 level meter is used for L channel.

    In three bands DRC, channel-1 level meter is high frequency path of L channel.

    The addresses to show channel-1 level meter are 0X3A, 0X3B, 0X3C, and 0X3D.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[31:24]	First byte of channel 1 level meter	0000000	Reset value
			X	Read out

- Address 0X3B : Second byte of C1 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[23:16]	Second byte of channel 1 level meter	0000000	Reset value
			X	Read out

- Address 0X3C : Third byte of C1 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[15:8]	Third byte of channel 1 level meter	0000000	Reset value
			X	Read out

- Address 0X3D : Fourth byte of C1 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C1_LEVEL[7:0]	Fourth byte of channel 1 level meter	0000000	Reset value
			X	Read out

- Address 0X3E : First byte of C2 level meter

    In one band DRC, channel-2 level meter is used for R channel.

    In three bands DRC, channel-2 level meter is high frequency path of R channel.

    The addresses to show channel-2 level meter are 0X3E, 0X3F, 0X40, and 0X41.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[31:24]	First byte of channel 2 level meter	0000000	Reset value
			X	Read out

- Address 0X3F : Second byte of C2 level meter

In one band DRC, channel-2 level meter is used for R channel.

In two/three bands DRC, channel-2 level meter is high frequency path of R channel.

The addresses to show channel-2 level meter are 0X47, 0X48, and 0X49.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[23:16]	Second byte of channel 2 level meter	0000000	Reset value
			X	Read out

- Address 0X40 : Third byte of C2 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[15:8]	Third byte of channel 2 level meter	0000000	Reset value
			X	Read out

- Address 0X41 : Fourth byte of C2 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2_LEVEL[7:0]	Fourth byte of channel 2 level meter	0000000	Reset value
			X	Read out

- Address 0X42 : First byte of C3 level meter

In one bands DRC, channel-3 level meter is no use.

In three bands DRC, channel-3 level meter is low frequency path of L channel.

The addresses to show channel-3 level meter are 0X42, 0X43, 0X44, and 0X45.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[31:24]	First byte of channel 3 level meter	0000000	Reset value
			X	Read out

- Address 0X43 : Second byte of C3 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[23:16]	Second byte of channel 3 level meter	0000000	Reset value
			X	Read out

- Address 0X44 : Third byte of C3 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[15:8]	Third byte of channel 3 level meter	0000000	Reset value
			X	Read out

- Address 0X45 : Fourth byte of C3 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C3_LEVEL[7:0]	Fourth byte of channel 3 level meter	0000000	Reset value
			X	Read out

- Address 0X46 : First byte of C4 level meter

  In one bands DRC, channel-4 level meter is no use.

  In three bands DRC, channel-4 level meter is low frequency path of R channel.

  The addresses to show channel-4 level meter are 0X46, 0X47, 0X48, and 0X49.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[31:24]	First byte of channel 4 level meter	0000000	Reset value
			X	Read out

- Address 0X47 : Second byte of C4 level meter

I

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[23:16]	Second byte of channel 4 level meter	0000000	Reset value
			X	Read out

- Address 0X48 : Third byte of C4 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[15:8]	Third byte of channel 4 level meter	0000000	Reset value
			X	Read out

● Address 0X49 : Fourth byte of C4 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C4_LEVEL[7:0]	Fourth byte of channel 4 level meter	0000000	Reset value
			X	Read out

● Address 0X4A : First byte of C5 level meter

In one band DRC, channel-5 level meter is no use.

In three bands DRC, channel-5 level meter is band pass frequency path of L channel.

The addresses to show channel-5 level meter are 0X4A, 0X4B, 0X4C, and 0X4D.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[31:24]	First byte of channel 5 level meter	0000000	Reset value
			X	Read out

● Address 0X4B : Second byte of C5 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[23:16]	Second byte of channel 5 level meter	0000000	Reset value
			X	Read out

● Address 0X4C : Third byte of C5 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[15:8]	Third byte of channel 5 level meter	0000000	Reset value
			X	Read out

● Address 0X4D : Fourth byte of C5 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5_LEVEL[7:0]	Fourth byte of channel 5 level meter	0000000	Reset value
			X	Read out

- Address 0X4E : First byte of C6 level meter

  In one band DRC, channel-6 level meter is no use.

  In three bands DRC, channel-6 level meter is band pass frequency path of R channel.

  The addresses to show channel-6 level meter are 0X4E, 0X4F, 0X50, and 0X51.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[31:24]	First byte of channel 6 level meter	0000000	Reset value
			X	Read out

- Address 0X4F : Second byte t of C6 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[23:16]	Second byte of channel 6 level meter	0000000	Reset value
			X	Read out

- Address 0X50 : Third byte of C6 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[15:8]	Third byte of channel 6 level meter	0000000	Reset value
			X	Read out

- Address 0X51 : Fourth byte t of C6 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C6_LEVEL[7:0]	Fourth byte of channel 6 level meter	0000000	Reset value
			X	Read out

- Address 0X52 : Firth byte of C7 level meter

  In one band DRC, channel-7 level meter is no use.

  In three bands DRC, channel-7 level meter is summation path of L channel.

  The addresses to show channel-7 level meter are 0X52, 0X53, 0X54, and 0X55.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[31:24]	First byte of channel 7 level meter	0000000	Reset value
			X	Read out

● Address 0X53 : Second byte of C7 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[23:16]	Second byte of channel 7 level meter	0000000	Reset value
			X	Read out

● Address 0X54 : Third byte of C7 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[15:8]	Third byte of channel 7 level meter	0000000	Reset value
			X	Read out

● Address 0X55 : Fourth byte of C7 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C7_LEVEL[7:0]	Fourth byte of channel 7 level meter	0000000	Reset value
			X	Read out

● Address 0X56 : First byte of C8 level meter

In one band DRC, channel-8 level meter is no use.

In three bands DRC, channel-8 level meter is summation path of L channel.

The addresses to show channel-8 level meter are 0X56, 0X57, 0X58, and 0X59.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[31:24]	First byte of channel 8 level meter	0000000	Reset value
			X	Read out

● Address 0X57 : Second byte of C8 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[23:16]	Second byte of channel 8 level meter	0000000	Reset value
			X	Read out

● Address 0X58 : Third byte of C8 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[15:8]	Third byte of channel 8 level meter	0000000	Reset value
			X	Read out

● Address 0X59 : Fourth byte t of C8 level meter

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C8_LEVEL[7:0]	Fourth byte of channel 8 level meter	0000000	Reset value
			X	Read out

-
- Address 0X5A : I²S output selection

AD87120 provide I²S output function and the output point.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3]	SDATAO_CTRL	SDTATO pin control	0	GND
			1	SDATAO
B[2:0]	I2S_DO_SEL	I2S DATA OUTPUT selection	000	DSP input (Point1)
			001	Pre-scale output (Point2)
			010	Mixer output (Point3)
			011	EQ12 output (Point4)
			100	Volume output (Point5)
			101	DC blocking HPF output (Point6)
			110/111	Reserved

● Address 0X5B : MONO_KEY high byte

AD87120 doesn't have PBTL pin. It needs to set MONO_EN=1 & MONO_KEY=3006 (hex) to configure MONO type.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	MK_HBYTE	MONO KEY high byte	others	Stereo
			00110000	Mono

● Address 0X5C : MONO_KEY low byte

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	MK_LBYTE	MONO KEY low byte	others	Stereo
			00000110	Mono

● Address 0X5D : Wide Band Setting Register

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:2]		Reserved		
B[1]	FIR2_EN	Enable FIR2	0	Disabled
			1	Enable
B[0]	ANTI_LC_EN	Enable ANTI_LC	0	Disabled
			1	Enable

Fs=96KHz input, please set address 0X5D="0X06" to extend frequency response from 20kHz to 40KHz if Wide Band Setting spec. is request. We called this "Wide Band Setting enable".

● Address 0X5E : Analog gain

AD87120 provide several analog gain for different voltage application.

For 24V application, setting +15.5dB is suggested.

For 20V application, setting +14.5dB is suggested.

For 18V application, setting +13dB is suggested.

For 15V application, setting +11.5dB is suggested.

For 12V application, setting +9.5dB is suggested.

For 10V application, setting +8dB is suggested.

For 8V application, setting +6dB is suggested.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:3]		Reserved		
B[2:0]	ANA_GAIN	Analog gain control	000	X6(+15.5dB)
			001	X5(+14dB)
			010	X4.5(+13dB)
			011	X3.75(+11.5dB)
			100	X3(+9.5dB)
			101	X2.5(+8dB)
			110	X2(+6dB)
			111	X1.5(3.5dB)

● Address 0X69 : TDM word length selection

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:2]		Reserved		
B[1:0]	WORD_WIDTH_SEL	TDM word length selection	00	32 bits
			01	24 bits
			10	20 bits
			11	16 bits

● Address 0X6A : TDM offset

These bits control the offset of audio data in the audio frame for both input and output. The offset is defined as the number of BCLK from the starting (MSB) of audio frame to the starting of the desired audio sample

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	TDM_OFFSET	TDM offset bits	00000000	Offset is 0 BCLK
			00000001	Offset is 1 BCLK
			00000010	Offset is 2 BCLK
			…	
			11111101	Offset is 253 BCLK
			11111110	Offset is 254 BCLK
			11111111	Offset is 255 BCLK

● Address 0X6B : PWM frequency selection

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:2]		Reserved		
B[1:0]	FSW	PWM frequency selection	00	300KHZ
			01	600KHZ
			10	800KHz
			11	Reserved

● Address 0X6C : FS and PMF read out

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:5]		Reserved		
B[4]	FS_BUF (read only)	FS BUF register	FS_BUF=FS	No clock error
			FS_BUF=00!=FS	clock error
B[3:0]	PMF_BUF (read only)	PMF BUF register	PMF_BUF=PMF	No clock error
			PMF_BUF=0010!=PMF	clock error

● Address 0X6F : Filter-less selection

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Prohibited		
B[6:5]	Filterless_SEL	EMI enhancement	00	Disabled
			01	Prohibited
			10	Prohibited
			11	Enable
B[4:0]		Prohibited		

- Address 0X7D : Protection register

The protection registers will show what kind of protection occurs.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	A_OCP_N	OCP register	0	OC occur
			1	Normal
B[6]	A_OTP_N	OTP register	0	OT occur
			1	Normal
B[5]	A_UV_N	UV register	0	UV occur
			1	Normal
B[4]	A_DCD_N	DCD register	0	DCD occur
			1	Normal
B[3]	A_BSUV_N	BSUV register	0	BSUV occur
			1	Normal
B[2]	A_CKERR_N	CKERR register	0	CKERR occur
			1	Normal
B[1]	A_OVP_N	OVP register	0	OV occur
			1	Normal
B[0]		Reserved		

● Address 0X7E : Protection latch register

The protection registers will show what kind of protection ever occurred.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	A_OCP_N_LATCH	OCP latch register	0	OC ever occur
			1	Normal
B[6]	A_OTP_N_LATCH	OTP latch register	0	OT ever occur
			1	Normal
B[5]	A_UV_N_LATCH	UV latch register	0	UV ever occur
			1	Normal
B[4]	A_DCD_N_LATCH	DCD latch register	0	DCD ever occur
			1	Normal
B[3]	A_BSUV_N_LATCH	BSUV latch register	0	BSUV ever occur
			1	Normal
B[2]	A_CKERR_N_LATCH	CKERR latch register	0	CKERR ever occur
			1	Normal
B[1]	A_OVP_N_LATCH	OVP latch register	0	OV ever occur
			1	Normal
B[0]		Reserved		

● Address 0X7F : Protection latch clear register

The protection latch clear registers will show what kind of protection ever occurred.

Using the protection latch clear registers can clear the corresponding protection latch registers.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]	A_OCP_N_CLEAR	OCP latch clear register	0	No clear
			1	Clear
B[6]	A_OTP_N_CLEAR	OTP latch clear register	0	No clear
			1	Clear
B[5]	A_UV_N_CLEAR	UV latch clear register	0	No clear
			1	Clear
B[4]	A_ DCD_N _CLEAR	DCD latch clear register	0	No clear
			1	Clear
B[3]	A_ BSUV _N _CLEAR	BSUV latch clear register	0	No clear
			1	Clear
B[2]	A_CKERR_N_CLEAR	CKERR latch clear register	0	No clear
			1	Clear
B[1]	A_OVP_N_CLEAR	OVP latch clear register	0	No clear
			1	Clear
B[0]		Reserved		

RAM access

The procedure to read/write coefficient(s) from/to RAM is as followings:

Read a single coefficient from RAM:

1. Write 7-bis of address to I^{2}C address-0X1D

2. Write 1 to R1 bit and write 1/0 to RBS in address-0X32

3. Read first byte of coefficient in I^{2}C address-0X1E

4. Read second byte of coefficient in I^{2}C address-0X1F

5. Read third byte of coefficient in I^{2}C address-0X20

6. Read fourth byte of coefficient in I^{2}C address-0X21

Read a set of coefficients from RAM:

1. Write 7-bits of address to I^{2}C address-0X1D

2. Write 1 to RA bit and write 1/0 to RBS in address-0X32

3. Read first byte of coefficient A1 in I^{2}C address-0X1E

4. Read second byte of coefficient A1in I^{2}C address-0X1F

5. Read third byte of coefficient A1 in I^{2}C address-0X20

6. Read fourth byte of coefficient A1 in I^{2}C address-0X21

7. Read first byte of coefficient A2 in I^{2}C address-0X22

8. Read second byte of coefficient A2 in I^{2}C address-0X23

9. Read third byte of coefficient A2 in I^{2}C address-0X24

10. Read fourth byte of coefficient A2 in I^{2}C address-0X25

11. Read first byte of coefficient B1 in I^{2}C address-0X26

12. Read second byte of coefficient B1 in I^{2}C address-0X27

13. Read third byte of coefficient B1 in I^{2}C address-0X28

14. Read fourth byte of coefficient B1 in I^{2}C address-0X29

15. Read first byte of coefficient B2 in I^{2}C address-0X2A

16. Read second byte of coefficient B2 in I^{2}C address-0X2B

17. Read third byte of coefficient B2 in I^{2}C address-0X2C

18. Read fourth byte of coefficient B2 in I^{2}C address-0X2D

19. Read first byte of coefficient A0 in I^{2}C address-0X2E

20. Read second byte of coefficient A0 in I^{2}C address-0X2F

21. Read third byte of coefficient A0 in I^{2}C address-0X30

22. Read fourth byte of coefficient A0 in I^{2}C address-0X31

Write a single coefficient from RAM:

1.   Write 7-bis of address to I^{2}C address-0X1D

2.   Write first byte of coefficient in I^{2}C address-0X1E

3.   Write second byte of coefficient in I^{2}C address-0X1F

4.   Write third byte of coefficient in I^{2}C address-0X20

5.   Write fourth byte of coefficient in I^{2}C address-0X21

6.   Write 1 to W1 bit and write 1/0 to RBS in address-0X32

Write a set of coefficients from RAM:

1.   Write 7-bits of address to I^{2}C address-0X1D

2.   Write first byte of coefficient A1 in I^{2}C address-0X1E

3.   Write second byte of coefficient A1 in I^{2}C address-0X1F

4.   Write third byte of coefficient A1 in I^{2}C address-0X20

5.   Write fourth byte of coefficient A1 in I^{2}C address-0X21

6.   Write first byte of coefficient A2 in I^{2}C address-0X22

7.   Write second byte of coefficient A2 in I^{2}C address-0X23

8.   Write third byte of coefficient A2 in I^{2}C address-0X24

9.   Write fourth byte of coefficient A2 in I^{2}C address-0X25

10.   Write first byte of coefficient B1 in I^{2}C address-0X26

11.   Write second byte of coefficient B1 in I^{2}C address-0X27

12.   Write third byte of coefficient B1 in I^{2}C address-0X28

13.   Write fourth byte of coefficient B1 in I^{2}C address-0X29

14.   Write first byte of coefficient B2 in I^{2}C address-0X2A

15.   Write second byte of coefficient B2 in I^{2}C address-0X2B

16.   Write third byte of coefficient B2 in I^{2}C address-0X2C

17.   Write fourth byte of coefficient B2 in I^{2}C address-0X2D

18.   Write first byte of coefficient A0 in I^{2}C address-0X2E

19.   Write second byte of coefficient A0 in I^{2}C address-0X2F

20.   Write third byte of coefficient A0 in I^{2}C address-0X30

21.   Write fourth byte of coefficient A0 in I^{2}C address-0X31

22.   Write 1 to WA bit and write 1/0 to RBS in address-0X32

Note that: the read and write operation on RAM coefficients works only if LRCIN switching on rising edge. And, before each writing operation, it is necessary to read the address-0X32 to confirm whether RAM is writable current in first. If the logic of W1 or WA is high, the coefficient writing is prohibited.

- ### User-defined equalizer

    The AD87120 provides 32 parametric Equalizer (EQ). User can program suitable coefficients via I^{2}C control interface to program the required audio band frequency response for every EQ. The transfer function

$$H(z) = \frac{A_0 + A_1 z^{-1} + A_2 z^{-2}}{1 + B_1 z^{-1} + B_2 z^{-2}}$$

The data format of 2's complement binary code for EQ coefficient is 3.25. i.e., 3-bits for integer (MSB is the sign bit) and 25-bits for mantissa. Each coefficient range is from 0x8000000 (-4) to 0x7FFFFFF (+3.99999997). These coefficients are stored in User Defined RAM and are referenced in following manner:

$$CHxEQyA0 = A0$$
$$CHxEQyA1 = A1$$
$$CHxEQyA2 = A2$$
$$CHxEQyB1 = -B1$$
$$CHxEQyB2 = -B2$$

Where *x* and *y* represents the number of channel and the band number of EQ biquard.

All user-defined filters are path-through, where all coefficients are defaulted to 0 after being powered up, except the A0 that is set to 0x2000000 which represents 1.

- ### EQ arrangement

    AD87120 provide 16 EQ per channel.

    In three bands DRC type 1, EQ-13, EQ-14, EQ-15, and EQ-16 will perform as HPF1, LPF1, APF1, and APF2 respectively.

    In three bands DRC type 2, EQ-13, EQ-14, EQ-15, and EQ-16 will perform as HPF1, LPF1, HPF2, and LPF2 respectively.

- **Mixer**

    The AD87120 provides mixers to generate the extra audio source from the input left and right channels. The coefficients of mixers are defined in range from 0x8000000 (-1) to 0x7FFFFFF (0.99999999). The function block diagram is as following:

- ● Pre-scale

    For each audio channel, AD87120 can scale input signal level prior to EQ processing which is realized by a 28-bit signed fractional multiplier. The pre-scale factor, ranging from -16 (0x8000000) to 15.99999988 (0x7FFFFFF), for this multiplier, can be loaded into RAM. The default values of the pre-scaling factors are set to 0x07e88e0. Programming of RAM is described in RAM access.

- ● Post-scale

    The AD87120 provides an additional multiplication after equalizing and before interpolation stage, which is realized by a 28-bit signed fractional multiplier. The post-scaling factor, ranging from -4 (0x8000000) to 3.99999997 (0x7FFFFFF), for this multiplier, can be loaded into RAM. The default values of the post-scaling factors are set to 0x2000000. All channels can use the channel-1 post-scale factor by setting the post-scale link. Programming of RAM is described in RAM access.

- ● Power Clipping

    The AD87120 provides power clipping function to avoid excessive signal that may destroy loud speaker. 3. The power clipping level is defined by 28-bit representation and is stored in RAM address 0X54 of RAM bank 0. The following table shows the power clipping level's numerical representation.

    GAIN=5*ANA_GAIN   (Note. ANA_GAIN, please refer the setting to address 0X5E)

Sample calculation for power clipping

Max amplitude	dB	Linear	Decimal	Hex (3.25 format)
GAIN	0	1	33554432	2000000
GAIN *0.707	-3	0.707	23722976	169FBE0
GAIN *0.5	-6	0.5	16777216	1000000
GAIN *L	x	$L=10^{(x/20)}$	D=33554432xL	H=dec2hex(D)

- ● DRC threshold

    The AD87120 provides DRC function. When the input RMS exceeds the programmable DRC threshold value, the output power will be limited by this threshold power level via gradual gain reduction. Four sets of DRC are provided. DRC1 is used for high frequency path in three bands DRC and used for L/R channel in one band DRC. DRC2 is used for low frequency path in three bands DRC. DRC3 is used for band pass frequency path in three bands DRC. DRC4 is used for the post DRC.

    After AD87120 has reached the DRC threshold, its output power will be limited to that level. The output power level will be gradually adjusted to the programmable DRC threshold level. DRC threshold is defined by 28-bit presentation and is stored in RAM address 0X62, 0X66, 0X6A, 0X5E of RAM bank 0.

The following table shows the DRC threshold's numerical representation. "T" is the threshold of DRC.

The equation is

$$T_{dB} = (T - 24)/6.0206(dB)$$

Ex: T=-6 db, TdB=(-6-24)/6.0206=-4.982892(dB)

T_{Dec}=-41799528

T_{Hex}=0XD823098

Vp=5*ANA_GAIN*[10^((T+4)/20)]   (Note. ANA_GAIN, please refer the setting to address 0X5E)

Sample calculation for DRC threshold

Power	T	TdB	Decimal	Hex (5.23 format)
(Vp^2)/2R	-4	-4.65	-39012893	DACB5E3
	-7	-5.149	-43192845	D6CEDF3
	X	(x-24)/6.0206	D=2^23*TdB	H=dec2hex(D)

● DRC slope

The AD87120 DRC provides limiter and compressor. Using slope to decide compression factor. The relationship between the ratio R and the slope S is

$$S = 1 - \frac{1}{R}$$

$$R = \frac{1}{1-S} = \frac{x - Threshold(dB)}{y - Threshold(dB)}$$

DRC slope is defined by 28bit and is stored in RAM address 0x63, 0x67, 0x6B, 0x6F

Ex: Setting DRC is limiter, S=1 (R=∞).

S_DEC=1*2^25 = 33554432

S_HEX = 0X2000000

- Noise Gate Attack Level

    When both left and right signals have 2048 consecutive sample points less than the programmable noise gate attack level, the audio signal will multiply noise gate gain, which can be set at x1/8, x1/4, x1/2, or zero if the noise gate function is enabled. Noise gate attack level is defined by 28-bit representation and is stored in RAM address 0X55 of RAM bank 0.

- Noise Gate Release Level

    After entering the noise gating status, the noise gain will be removed whenever AD87120 receives any input signal that is more than the noise gate release level. Noise gate release level is defined by 28-bit representation and is stored in RAM address 0X56 of RAM bank 0. The following table shows the noise gate attack and release threshold level's numerical representation.

Sample calculation for noise gate attack and release level

Input amplitude (dB)	Linear	Decimal	Hex (1.27 format)
0	1	134217712	7FFFFF0
-100	10^{-5}	1328	530
-110	$10^{-5.5}$	416	1A0
x	$L=10^{(x/20)}$	$D=134217712 \times L$	$H=dec2hex(D)$

- DRC Energy Coefficient

The above figure illustrates the digital processing of calculating Peak signal average. In this processing, a DRC energy coefficient is required, which can be programmed for different frequency range. Four sets of energy coefficients are provided and used for respective DRC. Energy coefficient is defined by 28-bit representation and is stored in RAM address 0X57, 0X58, 0X59, and 0X5A of RAM bank 0. The following table shows the DRC energy coefficient numerical representation.

Sample calculation for DRC energy

coefficient

DRC energy coefficient	dB	Linear	Decimal	Hex (1.27 format)
1	0	1	134217712	7FFFFF0
1/256	-48.2	1/256	524288	80000
1/1024	-60.2	1/1024	131072	20000
L	x	$L=10^{(x/20)}$	D=134217712xL	H=dec2hex(D)

The user defined RAM

The contents of user defined RAM is represented in following table.

Ram Bank selection = 0

Address	NAME	Coefficient	Default	Format
0x00		CH1EQ1A1	0x0000000	3.25
0x01	1st SET Channel-1 EQ1	CH1EQ1A2	0x0000000	3.25
0x02		CH1EQ1B1	0x0000000	3.25
0x03		CH1EQ1B2	0x0000000	3.25
0x04		CH1EQ1A0	0x2000000	3.25
0x05		CH1EQ2A1	0x0000000	3.25
0x06	1st SET Channel-1 EQ2	CH1EQ2A2	0x0000000	3.25
0x07		CH1EQ2B1	0x0000000	3.25
0x08		CH1EQ2B2	0x0000000	3.25
0x09		CH1EQ2A0	0x2000000	3.25
0x0A		CH1EQ3A1	0x0000000	3.25
0x0B	1st SET Channel-1 EQ3	CH1EQ3A2	0x0000000	3.25
0x0C		CH1EQ3B1	0x0000000	3.25
0x0D		CH1EQ3B2	0x0000000	3.25
0x0E		CH1EQ3A0	0x2000000	3.25
0x0F		CH1EQ4A1	0x0000000	3.25
0x10	1st SET Channel-1 EQ4	CH1EQ4A2	0x0000000	3.25
0x11		CH1EQ4B1	0x0000000	3.25
0x12		CH1EQ4B2	0x0000000	3.25
0x13		CH1EQ4A0	0x2000000	3.25
0x14		CH1EQ5A1	0x0000000	3.25
0x15	1st SET Channel-1 EQ5	CH1EQ5A2	0x0000000	3.25
0x16		CH1EQ5B1	0x0000000	3.25
0x17		CH1EQ5B2	0x0000000	3.25

0x18		CH1EQ5A0	0x2000000	3.25
0x19	1st SET Channel-1 EQ6	CH1EQ6A1	0x0000000	3.25
0x1A		CH1EQ6A2	0x0000000	3.25
0x1B		CH1EQ6B1	0x0000000	3.25
0x1C		CH1EQ6B2	0x0000000	3.25
0x1D		CH1EQ6A0	0x2000000	3.25
0x1E	1st SET Channel-1 EQ7	CH1EQ7A1	0x0000000	3.25
0x1F		CH1EQ7A2	0x0000000	3.25
0x20		CH1EQ7B1	0x0000000	3.25
0x21		CH1EQ7B2	0x0000000	3.25
0x22		CH1EQ7A0	0x2000000	3.25
0x23	1st SET Channel-1 EQ8	CH1EQ8A1	0x0000000	3.25
0x24		CH1EQ8A2	0x0000000	3.25
0x25		CH1EQ8B1	0x0000000	3.25
0x26		CH1EQ8B2	0x0000000	3.25
0x27		CH1EQ8A0	0x2000000	3.25
0x28	1st SET Channel-1 EQ9	CH1EQ9A1	0x0000000	3.25
0x29		CH1EQ9A2	0x0000000	3.25
0x2A		CH1EQ9B1	0x0000000	3.25
0x2B		CH1EQ9B2	0x0000000	3.25
0x2C		CH1EQ9A0	0x2000000	3.25
0x2D	1st SET Channel-1 EQ10	CH1EQ10A1	0x0000000	3.25
0x2E		CH1EQ10A2	0x0000000	3.25
0x2F		CH1EQ10B1	0x0000000	3.25
0x30		CH1EQ10B2	0x0000000	3.25
0x31		CH1EQ10A0	0x2000000	3.25
0x32	1st SET Channel-1 EQ11	CH1EQ11A1	0x0000000	3.25
0x33		CH1EQ11A2	0x0000000	3.25
0x34		CH1EQ11B1	0x0000000	3.25
0x35		CH1EQ11B2	0x0000000	3.25
0x36		CH1EQ11A0	0x2000000	3.25
0x37	1st SET Channel-1 EQ12	CH1EQ12A1	0x0000000	3.25
0x38		CH1EQ12A2	0x0000000	3.25
0x39		CH1EQ12B1	0x0000000	3.25
0x3A		CH1EQ12B2	0x0000000	3.25
0x3B		CH1EQ12A0	0x2000000	3.25
0x3C	1st SET	CH1EQ13A1	0x0000000	3.25

0x3D	Channel-1 EQ13	CH1EQ13A2	0x0000000	3.25
0x3E	(HPF in 3)	CH1EQ13B1	0x0000000	3.25
0x3F		CH1EQ13B2	0x0000000	3.25
0x40		CH1EQ13A0	0x2000000	3.25
0x41		CH1EQ14A1	0x0000000	3.25
0x42	1st SET	CH1EQ14A2	0x0000000	3.25
0x43	Channel-1 EQ14	CH1EQ14B1	0x0000000	3.25
0x44	(LPF in type 1)	CH1EQ14B2	0x0000000	3.25
0x45		CH1EQ14A0	0x2000000	3.25
0x46		CH1EQ15A1	0x0000000	3.25
0x47	1st SET	CH1EQ15A2	0x0000000	3.25
0x48	Channel-1 EQ15	CH1EQ15B1	0x0000000	3.25
0x49		CH1EQ15B2	0x0000000	3.25
0x4A		CH1EQ15A0	0x2000000	3.25
0x4B		CH1EQ15A1	0x0000000	3.25
0x4C	1st SET	CH1EQ15A2	0x0000000	3.25
0x4D	Channel-1 EQ16	CH1EQ15B1	0x0000000	3.25
0x4E		CH1EQ15B2	0x0000000	3.25
0x4F		CH1EQ15A0	0x2000000	3.25
0x50	Channel-1 Mixer1	M11	0x7FFFFF0	1.27
0x51	Channel-1 Mixer2	M12	0x0000000	1.27
0x52	Channel-1 Prescale	C1PRS	0x07e88e0	5.23
0x53	Channel-1 Postscale	C1POS	0x2000000	3.25
0x54	CH1.2 Power Clipping	PC1	0x2000000	3.25(last 1byte no used)
0x55	Noise Gate Attack Level	NGAL	0x00001A0	1.27(last 1byte no used)
0x56	Noise Gate Release Level	NGRL	0x0000530	1.27(last 1byte no used)
0x57	DRC1 Energy Coefficient	DRC1_EC	0x10000	1.27
0X58	DRC2 Energy Coefficient	DRC2_EC	0x10000	1.27
0x59	DRC3 Energy Coefficient	DRC3_EC	0x10000	1.27
0X5A	DRC4 Energy Coefficient	DRC4_EC	0x10000	1.27
0X5B	DRC1 Power Meter	C1_RMS	Read only	5.23
0X5C	DRC3 Power Meter	C3_RMS	Read only	5.23
0X5D	DRC5 Power Meter	C5_RMS	Read only	5.23
0X5E	DRC7 Power Meter	C7_RMS	Read only	5.23

0x5F	Channel-1 DRC GAIN1	CH1DRCGAIN1	0x2000000	3.25
0x60	Channel-1 DRC GAIN2	CH1DRCGAIN2	0x2000000	3.25
0x61	Channel-1 DRC GAIN3	CH1DRCGAIN3	0xE000000	3.25
0X62	DRC1 FF threshold	DRC1TH	0xe01c070	5.23
0X63	DRC1 FF Slope	DRC1_Slope	0X200000	3.25
0X64	DRC1 FF aa	DRC1_AA	0X4000	3.25
0X65	DRC1 FF da	DRC1_DA	0X1000	3.25
0X66	DRC2 FF threshold	DRC2TH	0xe01c070	5.23
0X67	DRC2 FF Slope	DRC2_Slope	0X200000	3.25
0X68	DRC2 FF aa	DRC2_AA	0X4000	3.25
0X69	DRC2 FF da	DRC2_DA	0X1000	3.25
0X6A	DRC3 FF threshold	DRC3TH	0xe01c070	5.23
0X6B	DRC3 FF Slope	DRC3_Slope	0X200000	3.25
0X6C	DRC3 FF aa	DRC3_AA	0X4000	3.25
0X6D	DRC3 FF da	DRC3_DA	0X1000	3.25
0X6E	DRC4 FF threshold	DRC4TH	0xe01c070	5.23
0X6F	DRC4 FF Slope	DRC4_Slope	0X200000	3.25
0X70	DRC4 FF aa	DRC4_AA	0X4000	3.25
0X71	DRC4 FF da	DRC4_DA	0X1000	3.25
0X72	DRC1 GAIN	C1_GAIN	Read only	5.23
0X73	DRC3 GAIN	C3_GAIN	Read only	5.23
0X74	DRC5 GAIN	C5_GAIN	Read only	5.23
0X75	DRC7 GAIN	C7_GAIN	Read only	5.23
0X76	I2SO LCH GAIN	I2SO_L_GAIN	0X0800000	5.23
0X77	SRS GAIN	SRS_GAIN	0X2000000	3.25

Ram Bank selection = 1

Address	NAME	Coefficient	Default	Format
0x00	1st SET Channel-2 EQ1	CH2EQ1A1	0x0000000	3.25
0x01		CH2EQ1A2	0x0000000	3.25
0x02		CH2EQ1B1	0x0000000	3.25
0x03		CH2EQ1B2	0x0000000	3.25
0x04		CH2EQ1A0	0x2000000	3.25
0x05	1st SET Channel-2 EQ2	CH2EQ2A1	0x0000000	3.25
0x06		CH2EQ2A2	0x0000000	3.25
0x07		CH2EQ2B1	0x0000000	3.25

0x08		CH2EQ2B2	0x0000000	3.25
0x09		CH2EQ2A0	0x2000000	3.25
0x0A		CH2EQ3A1	0x0000000	3.25
0x0B	1st SET Channel-2 EQ3	CH2EQ3A2	0x0000000	3.25
0x0C		CH2EQ3B1	0x0000000	3.25
0x0D		CH2EQ3B2	0x0000000	3.25
0x0E		CH2EQ3A0	0x2000000	3.25
0x0F		CH2EQ4A1	0x0000000	3.25
0x10	1st SET Channel-2 EQ4	CH2EQ4A2	0x0000000	3.25
0x11		CH2EQ4B1	0x0000000	3.25
0x12		CH2EQ4B2	0x0000000	3.25
0x13		CH2EQ4A0	0x2000000	3.25
0x14		CH2EQ5A1	0x0000000	3.25
0x15	1st SET Channel-2 EQ5	CH2EQ5A2	0x0000000	3.25
0x16		CH2EQ5B1	0x0000000	3.25
0x17		CH2EQ5B2	0x0000000	3.25
0x18		CH2EQ5A0	0x2000000	3.25
0x19		CH2EQ6A1	0x0000000	3.25
0x1A	1st SET Channel-2 EQ6	CH2EQ6A2	0x0000000	3.25
0x1B		CH2EQ6B1	0x0000000	3.25
0x1C		CH2EQ6B2	0x0000000	3.25
0x1D		CH2EQ6A0	0x2000000	3.25
0x1E		CH2EQ7A1	0x0000000	3.25
0x1F	1st SET Channel-2 EQ7	CH2EQ7A2	0x0000000	3.25
0x20		CH2EQ7B1	0x0000000	3.25
0x21		CH2EQ7B2	0x0000000	3.25
0x22		CH2EQ7A0	0x2000000	3.25
0x23		CH2EQ8A1	0x0000000	3.25
0x24	1st SET Channel-2 EQ8	CH2EQ8A2	0x0000000	3.25
0x25		CH2EQ8B1	0x0000000	3.25
0x26		CH2EQ8B2	0x0000000	3.25
0x27		CH2EQ8A0	0x2000000	3.25
0x28		CH2EQ9A1	0x0000000	3.25
0x29	1st SET Channel-2 EQ9	CH2EQ9A2	0x0000000	3.25
0x2A		CH2EQ9B1	0x0000000	3.25
0x2B		CH2EQ9B2	0x0000000	3.25
0x2C		CH2EQ9A0	0x2000000	3.25

0x2D	1st SET Channel-2 EQ10	CH2EQ10A1	0x0000000	3.25
0x2E		CH2EQ10A2	0x0000000	3.25
0x2F		CH2EQ10B1	0x0000000	3.25
0x30		CH2EQ10B2	0x0000000	3.25
0x31		CH2EQ10A0	0x2000000	3.25
0x32	1st SET Channel-2 EQ11	CH2EQ11A1	0x0000000	3.25
0x33		CH2EQ11A2	0x0000000	3.25
0x34		CH2EQ11B1	0x0000000	3.25
0x35		CH2EQ11B2	0x0000000	3.25
0x36		CH2EQ11A0	0x2000000	3.25
0x37	1st SET Channel-2 EQ12	CH2EQ12A1	0x0000000	3.25
0x38		CH2EQ12A2	0x0000000	3.25
0x39		CH2EQ12B1	0x0000000	3.25
0x3A		CH2EQ12B2	0x0000000	3.25
0x3B		CH2EQ12A0	0x2000000	3.25
0x3C	1st SET Channel-2 EQ13	CH2EQ13A1	0x0000000	3.25
0x3D		CH2EQ13A2	0x0000000	3.25
0x3E		CH2EQ13B1	0x0000000	3.25
0x3F		CH2EQ13B2	0x0000000	3.25
0x40		CH2EQ13A0	0x2000000	3.25
0x41	1st SET Channel-2 EQ14	CH2EQ14A1	0x0000000	3.25
0x42		CH2EQ14A2	0x0000000	3.25
0x43		CH2EQ14B1	0x0000000	3.25
0x44		CH2EQ14B2	0x0000000	3.25
0x45		CH2EQ14A0	0x2000000	3.25
0x46	1st SET Channel-2 EQ15	CH2EQ15A1	0x0000000	3.25
0x47		CH2EQ15A2	0x0000000	3.25
0x48		CH2EQ15B1	0x0000000	3.25
0x49		CH2EQ15B2	0x0000000	3.25
0x4A		CH2EQ15A0	0x2000000	3.25
0x4B	1st SET Channel-2 EQ16	CH1EQ15A1	0x0000000	3.25
0x4C		CH1EQ15A2	0x0000000	3.25
0x4D		CH1EQ15B1	0x0000000	3.25
0x4E		CH1EQ15B2	0x0000000	3.25
0x4F		CH1EQ15A0	0x2000000	3.25
0x50	Channel-2 Mixer1	M21	0x0000000	1.27
0x51	Channel-2 Mixer2	M22	0x7FFFFF0	1.27

0x52	Channel-2 Prescale	C2PRS	0x07e88e0	5.23
0x53	Channel-2 Postscale	C2POS	0x2000000	3.25
0x54	Reserved			
0X55	Reserved			
0X56	Reserved			
0X57	Reserved			
0X58	Reserved			
0x59	Reserved			
0x5A	Reserved			
0X5B	DRC2 Power Meter	C2_RMS	Read only	5.23
0X5C	DRC4 Power Meter	C4_RMS	Read only	5.23
0X5D	DRC6 Power Meter	C6_RMS	Read only	5.23
0X5E	DRC8 Power Meter	C8_RMS	Read only	5.23
0x5F	Channel-2 DRC GAIN1	CH2DRCGAIN1	0x2000000	3.25
0x60	Channel-2 DRC GAIN2	CH2DRCGAIN2	0x2000000	3.25
0x61	Channel-2 DRC GAIN3	CH2DRCGAIN3	0xE000000	3.25
0X62	Reserved			
0X63	Reserved			
0X64	Reserved			
0X65	Reserved			
0X66	Reserved			
0X67	Reserved			
0X68	Reserved			
0X69	Reserved			
0X6A	Reserved			
0X6B	Reserved			
0X6C	Reserved			
0X6D	Reserved			
0X6E	Reserved			
0X6F	Reserved			
0X70	Reserved			
0X71	Reserved			
0X72	DRC2 GAIN	C2_GAIN	Read only	5.23
0X73	DRC4 GAIN	C4_GAIN	Read only	5.23
0X74	DRC6 GAIN	C6_GAIN	Read only	5.23
0X75	DRC8 GAIN	C8_GAIN	Read only	5.23

0X76	I2SO RCH GAIN	I2SO_R_GAIN	0X0800000	5.23

Package Dimensions

● **E-LQFP 48L (7mmx7mm)**

TOP VIEW   **BOTTOM VIEW**   **DETAIL A**

SIDE VIEW   **DETAIL A**

Symbol	Dimension in mm	
	Min	Max
A	--	1.60
A1	0.05	0.15
b	0.17	0.27
c	0.09	0.20
D	6.90	7.10
D1	8.90	9.10
E	6.90	7.10
E1	8.90	9.10
e	0.50 BSC	
L	0.45	0.75

Exposed pad

	Dimension in mm	
	Min	Max
D2	4.31	5.21
E2	4.31	5.21

Revision History

Revision	Date	Description
0.1	2020.9.14	Initial version.
0.2	2020.11.16	1) Modified PVDD under-voltage description 2) Modified User-defined equalizer 3) Modified Mixer 4) Modified Pre-scale 5) Update power on/off sequence
0.3	2020.01.04	Modify BCLK system description. Modify BCLK & MCLK system data. Modify Timing Relationship.
0.4	2021.05.24	Modify Power on / off Sequence.
0.5	2021.07.02	Modify Power on / off Sequence.
0.6	2021.08.23	Modify Power on / off Sequence.
0.7	2021.11.12	Modify Functional Block Diagram. Modify audio processing. Modify RAM access.

Important Notice