

# 2x50W Stereo / 1x100W Mono Class-D Audio Amplifier With Power Limit

#### **Features**

- Single supply voltage
   4.5V ~ 26V for loudspeaker driver
   Built-in LDO output 5V for others
- Supports Multiple Output Configurations BTL Mode: 30W/CH into  $8\Omega$  at 24V BTL Mode: 40W/CH into  $4\Omega$  at 20V BTL Mode: 50W/CH into  $4\Omega$  at 21V PBTL Mode: 60W/CH into  $4\Omega$  at 24V PBTL Mode: 80W/CH into  $2\Omega$  at 18V PBTL Mode: 100W/CH into  $2\Omega$  at 12V
- Loudspeaker performance

BTL Mode: 30W/CH into  $8\Omega$  <1% THD+N@24V BTL Mode: 40W/CH into  $4\Omega$  <1% THD+N@20V BTL Mode: 50W/CH into  $4\Omega$  <10% THD+N@21V PBTL Mode: 100W/CH into  $2\Omega$  <10% THD+N@21V

- >90% efficient Class-D operation eliminates need for heat sink
- Differential inputs
- Four selectable, fixed gain settings
- Internal oscillator
- Short-Circuit protection with auto recovery option
- Under-Voltage detection
- Over-Voltage protection
- Pop noise and click noise reduction
- Adjustable power limit function for speaker protection
- Output DC detection for speaker protection
- Over temperature protection with auto recovery
- E-TSSOP 28L EPAD-Up thermally enhanced package

#### **Applications**

- TV audio
- Boom-Box
- Powered speaker
- Monitors
- Consumer Audio Equipment


#### **Description**

The AD52095 is a high efficiency stereo class-D audio amplifier with adjustable power limit function. The loudspeaker driver operates from 4.5V~26V supply voltage and analog circuit operates at 5V supply voltage. It can deliver 50W/CH output power into  $4\Omega$  loudspeaker within <10% THD+N at 21V supply voltage.

AD52095 provides parallel BTL (Mono) application, and it can deliver 100W into  $2\Omega$  loudspeaker within <10% THD+N at 21V supply voltage. The adjustable power limit function allows user to set a voltage rail lower than half of 5V to limit the amount of current through the speaker.


Output DC detection prevents speaker damage from long-time current stress. AD52095 output short circuit and over temperature protection include auto-recovery feature.

#### **Simplified Application Circuit**





## **Pin Assignments**



## **Pin Description**

NAME	E-TSSOP	TYP	DESCRIPTION
NAME	-28L	ITP	DESCRIPTION
PVCCL	1,2	Р	High-voltage power supply for right-channel. Right channel and left channel
FVCCL	1,2		power supply inputs are connect internal.
BSPL	3	1	Bootstrap I/O for left channel, positive high side FET.
OUTPL	4	0	Class-D H-bridge positive output for left channel.
PGND	5	Р	Power ground for the H-bridges.
OUTNL	6	0	Class-D H-bridge negative output for left channel.
BSNL	7	1	Bootstrap I/O for left channel, negative high side FET.
BSNR	8	I	Bootstrap I/O for right channel, negative high side FET.
OUTNR	9	0	Class-D H-bridge negative output for right channel.
PGND	10	Р	Power ground for the H-bridges.
OUTPR	11	0	Class-D H-bridge positive output for right channel.
BSPR	12	1	Bootstrap I/O for right channel, positive high side FET.
PVCCR	13,14	Р	High-voltage power supply for right-channel. Right channel and left channel
PVCCK	13,14		power supply inputs are connect internal.
PBTL	15	ı	Parallel BTL mode switch, high for parallel BTL output. Voltage compliance to
FBIL	15	'	AVCC.
NC	16	NA	NC pin.
RINP	17	1	Positive audio input for right channel, biased at 1/10 of PVCC supply voltage.
RINN	18	I	Negative audio input for right channel, biased at 1/10 of PVCC supply voltage.
			Power limit level adjustment. Connect a resistor divider from GVDD to GND to
PLIMIT	19	1	set power limit. Give V(PLIMIT) <2.4V to set power limit level. Connect to
			GVDD (>2.4V) or GND to disable power limit function.
GVDD	20	0	5V regulated output, also used as supply for PLIMIT function.

Publication Date: Nov. 2022 Revision: 0.2 **2/25** 



	T	1	
AGND	21	Р	Analog signal ground.
AVCC	22	Р	Analog supply.
GAIN1	23	I	Gain select most significant bit, voltage compliance to AVCC.
GAIN0	24	I	Gain select least significant bit, voltage compliance to AVCC.
LINN	25	I	Negative audio input for left channel, biased at 1/10 of PVCC supply voltage.
LINP	26	I	Positive audio input for left channel, biased at 1/10 of PVCC supply voltage.
FAULT	27	Open drain output used to display short circuit or dc detect for compliant to AVCC. Short circuit faults can be set to autoconnecting $\overline{FAULT}$ pin to $\overline{SD}$ pin. Otherwise, both short circuit detect faults must be reset by cycling AVCC.	
SD	28	I	Shutdown signal for IC (low = disabled, high = operational), voltage compliance to AVCC.
Thermal Pad P		Р	Must be good connected to heat-sink for package power dissipation requirement.

#### **Ordering Information**

Product ID	Package	Package Packing	
AD52095-QU28NRR	E-TSSOP 28L (EPAD-Up)	2500 Units / Reel 1 Reels / Small Box	Green

## **Available Package**


Package Type	Device No.	θ <sub>JA</sub> (°C/W)	Ψ <sub>JT</sub> (°C/W)	Exposed Thermal Pad
E-TSSOP 28L	ADE200E	10	1.0	Vac (Note 1)
(EPAD-Up)	AD52095	10	1.2	Yes (Note 1)

- Note 1.1: The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is necessary.
- Note 1.2:  $\theta$  <sub>JA</sub> is simulated on a room temperature ( $T_A$ =25 $^{\circ}$ C), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The measurement is simulated using the JEDEC51-5 thermal measurement standard.
- Note 1.3:  $\Psi_{JT}$  represents the thermal parameter for the heat flow between the chip junction and the package's top surface center. It's extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-5.

Publication Date: Nov. 2022 Revision: 0.2 3/25




# **Marking Information**



Line 1: LOGO

Line 2 : Product No Line 3 : Tracking Code



## **Absolute Maximum Ratings**

Stresses beyond those listed under <u>absolute maximum ratings</u> may cause permanent damage to the device.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
PVCC	Supply voltage	PVCCL, PVCCR, AVCC	-0.3	30	V	
VI	Interface pin voltage	$\overline{\text{SD}}$ , GAIN0, GAIN1, PBTL, $\overline{\text{FAULT}}$	-0.3	30	\ \	
• • • • • • • • • • • • • • • • • • • •	interrace piri voltage	PLIMIT	-0.3	5.5	V	
T <sub>A</sub>	Operating free-air temperature	e range	-40	85		
T <sub>J</sub>	Operating junction temperature	re range	-40	150	°C	
$T_{stg}$	Storage temperature range			150		
$R_{L}$	Minimum Load Resistance	BTL (Stereo)	3.2		Ω	
11	IVIIIIIIIIIII LOad Nesisiance	PBTL (Mono)	1.6			
		BTL (Stereo), PVCC ≤22V		50		
Po	Maximum Output Power	BTL (Stereo), PVCC >22V		40	W	
10	Iwaximum Output Power	PBTL (Mono), PVCC ≤22V		100	VV	
		PBTL (Mono), PVCC >22V		80		
ESD	Human Body Model			±2k	V	
	Charged Device Model			±500	] V	

# **Recommended Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	AVCC, PVCCL, PVCCR	4.5	26	V
$V_{IH}$	High-level input voltage	$\overline{\mathrm{SD}}$ , GAIN0, GAIN1, PBTL	2		V
$V_{IL}$	Low-level input voltage	$\overline{\mathrm{SD}}$ , GAIN0, GAIN1, PBTL		0.8	V
$V_{OL}$	Low-level output voltage	FAULT, R <sub>PULL-UP</sub> =100k, PVCC=18V		0.8	V
I <sub>IH</sub>	High-level input current	SD, GAINO, GAIN1, PBTL, V <sub>I</sub> =2V, PVCC=18V		50	uA
I <sub>IL</sub>	Low-level input current	SD, GAINO, GAIN1, PBTL, V <sub>I</sub> =0.8V, PVCC=18V		5	uA
T <sub>A</sub>	Operating free-air		-40	85	°C

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Nov. 2022 Revision: 0.2 4/25



# **General Electrical Characteristics**

● PVCC=24V, R<sub>L</sub>=8Ω, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	СО	NDITION	MIN	TYP	MAX	UNIT
I <sub>CC(q)</sub>	Quiescent supply current		SD =2V, no load, PVCC=12V		20	35	mA
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	SD =0.8V, PVCC=12\			< 12	25	uA
Б	Drain-source on-state resistance-High side NMOS	PVCC=12\	/, Id=500mA,		90		mΩ
R <sub>DS(on)</sub>	Drain-source on-state resistance-Low side NMOS	T <sub>J</sub> =25°C			90		mΩ
V <sub>os</sub>	Class-D output offset voltage (measured differential)	PVCC=12\ Gain=36dE			1.5	15	mV
f <sub>OSC</sub>	Oscillator frequency				310	370	kHz
t <sub>ON</sub>	Turn-on time	SD =2V	SD =2V		90		ms
t <sub>OFF</sub>	Turn-off time	<del>SD</del> =0.8V			2		us
I <sub>AVCC</sub>	Operating current for AVCC				8.5	12.8	mA
GVDD	Regulator output	IGVDD=0.	1mA	4.75	5	5.25	V
		GAIN1	GAIN0=0.8V	17.5	18.5	19.5	
G	Gain	=0.8V	GAIN0=2V	25	26	27	dB
	Call	GAIN1	GAIN0=0.8V	31	32	33	uБ
		=2V	GAIN0=2V	35	36	37	
	L(R) Channel Over-Current Protection				9		А
I <sub>sc</sub>	Mono Over-Current Protection				17		A
	Thermal trip point				170		°C
$T_{SENSOR}$	Thermal hysteresis				35		

Preliminary

Publication Date: Nov. 2022 Revision: 0.2 5/25



# **Electrical Characteristics and Specifications of Loudspeaker Driver**

• PVCC=24V,  $R_L$ =8 $\Omega$  with passive LC low-pass filter in ESMT EVB (unless otherwise noted).


SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
		THD+N<0.1%, f=1kHz, PVCC=24V		30		
		THD+N=10%, f=1kHz, PVCC=12V		10		
	Output power (BTL)	THD+N=0.1%, f=1kHz, VCC=24V, 4ohm		40		
		THD+N=10%, f=1kHz, PVCC=12V, 4ohm		19		
Po		THD+N<10%, f=1kHz, PVCC=21V, 4ohm		50		W
		THD+N<0.1%, f=1kHz, PVCC=24V, 4ohm		60		
	Output power (PBTL)	THD+N=10%, f=1kHz, PVCC=18V, 2ohm		80		
	Output power (PBTL)	THD+N<0.1%, f=1kHz, PVCC=24V, 2ohm		80		
		THD+N<10%, f=1kHz, PVCC=21V, 2ohm		100		
TUD.N	Total harmonic distortion	PVCC=24V, $R_L$ =4 $\Omega$ , f=1kHz, $P_O$ =20W (BTL)		0.07		0/
THD+N	plus noise	PVCC=24V, R <sub>L</sub> =2Ω, f=1kHz, P <sub>O</sub> =40W (PBTL)		0.06		%
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz, Gain=18.5dB, a-weighted		103		dB
V <sub>n</sub>	Output integrated noise	F=20Hz ~ 20kHz, Gain=18.5dB, a-weighted filter, $R_L$ =8 $\Omega$		78		uV
K <sub>SVR</sub>	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=18.5dB, inputs ac-grounded		-70		dB
X-talk	Crosstalk	F=1kHz, P <sub>O</sub> =1W, Gain=18.5dB		-90		dB

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Nov. 2022 Revision: 0.2 6/25




## **Typical Characteristics**




Publication Date: Nov. 2022 Revision: 0.2 **7/25** 






Publication Date: Nov. 2022 Revision: 0.2 **8/25** 





Publication Date: Nov. 2022 Revision: 0.2 **9/25** 






Publication Date: Nov. 2022 Revision: 0.2 10/25



# **Functional Block Diagram**



Publication Date: Nov. 2022 Revision: 0.2 11/25



## **Operation Descriptions**

#### Gain settings

The gain of the AD52095 is set by two input pins, GAIN0 and GAIN1. By varying input resistance in AD52095, the various volume gains are achieved. The respective volume gain and input resistance are listed in Table 1. However, there is 20% variation in input resistance from production variation.

GAIN1	GAIN0	Volume Gain (dB)	Input Resistance, $R_{in}$ (k $\Omega$ )
0	0	18.5	70.5
0	1	26	30
1	0	32	15
1	1	36	9

Table 1. Volume gain and input impedance

## Shutdown (SD) control

Pulling  $\overline{\text{SD}}$  pin low will let AD52095 operate in low-current state for power conservation. The AD52095 outputs will enter mute once  $\overline{\text{SD}}$  pin is pulled low, and regulator will also disable to save power. If let  $\overline{\text{SD}}$  pin floating, the chip will enter shutdown mode because of the internal pull low resistor. For the best power-off performance, place the chip in the shutdown mode in advance of removing the power supply.

#### DC detection

AD52095 has dc detection circuit to protect the speakers from DC current which might be occurred as input capacitor defect or inputs short on printed circuit board. The detection circuit detects first volume amplifier stage output, when both differential outputs' voltage become higher than a determined voltage or lower than a determined voltage for more than 420ms, the dc detect error will occur and report to  $\overline{\text{FAULT}}$  pin. At the same time, loudspeaker drivers of right/left channel will disable and enter Hi-Z. This fault can not be cleared by cycling  $\overline{\text{SD}}$ , it is necessary to cycle the PVCC supply.

The minimum differential input voltages required to trigger the DC detect function are shown in table2. The input voltage must keep above the voltage listed in the table for more than 420msec to trigger the DC detect fault. The equivalent class-D output duty of the DC detect threshold is listed in table3.

Publication Date: Nov. 2022 Revision: 0.2 12/25



Table	2	DC	Detect	Thresh	hlor
Iabic	∠.	$\mathcal{L}$	Detect	1111001	IUIU

AV (dB)	Vin (mV, differential)
18.5	286
26	136
32	64
36	44

Table 3. Output DC Detect Duty (for Either Channel)

PVCC (V)	Output Duty Exceeds
8	40
12	40
16	40

#### Thermal protection

If the internal junction temperature is higher than 170°C, the outputs of loudspeaker drivers will be disabled and at low state. The temperature for AD52095 returning to normal operation is about 135°C. The variation of protected temperature is about 10%. Thermal protection faults are NOT reported on the FAULT pin.

## **Short-circuit protection**

To protect loudspeaker drivers from over-current damage, AD52095 has built-in short-circuit protection circuit. When the wires connected to loudspeakers are shorted to each other or shorted to VSS or to PVCC, overload detectors may activate. Once one of right and left channel overload detectors are active, the amplifier outputs will enter a Hi-Z state and the protection latch is engaged. The short protection fault is reported on FAULT pin as a low state. The latch can be cleared by reset SD or power supply cycling.

The short circuit protection latch can have auto-recovery function by connect the FAULT pin directly to SD pin. The latch state will be released after 420msec, and the short protection latch will re-cycle if output overload is detected again.

#### Under-voltage detection

When the GVDD voltage is lower than 2.8V or the AVCC voltage is lower than 4V, loudspeaker drivers of right/left channel will be disabled and kept at low state. Otherwise, AD52095 return to normal operation.

Publication Date: Nov. 2022 Elite Semiconductor Microelectronics Technology Inc.



#### Over-voltage protection

When the AVCC voltage is higher than 29.5V, loudspeaker will be disabled kept at low state. The protection status will be released as AVCC lower than 29V.

#### Power limit function

■ The voltage at PLIMIT pin can used to limit the power of first gain control amplifier output. Add a resistor divider from GVDD to ground to set the voltage V<sub>PLIMIT</sub> at the PLIMIT pin. The voltage V<sub>PLIMIT</sub> sets a limit on the output peak-to-peak voltage. PLIMIT is adjustable from 1.33V~2.5V.

For normal BTL operation (Stereo) and PBTL (Mono) operation:

$$Po @ 1\% = \frac{\left[\frac{2.5V - P_{LIMIT}}{2.1V + 0.81 \times P_{LIMIT}} \times 2 \times PVDD \times (1.22 - 0.0092 \times PVDD)\right]^{2}}{2 \times R_{L}}$$

$$Po@10\% = (Po@1\%) \times (1.21 + 0.021 \times PVDD)$$

Connect PLIMIT pin to ground or GVDD to disable power limit function. The output variation during power limit feature enable may have +-20% variation due to process window.

· · · · · · · · · · · · · · · · · · ·		
Test Conditions	Output P <sub>O</sub> (W)	V <sub>PLIMIT</sub> (V) @ THD+N=10%
PVCC=24V RL=8Ω	5	1.973
	8	1.851
	10	1.785
	12	1.727
	15	1.652
	20	1.545

Table 4.1 PLIMIT Typical Operation I

Test Conditions	Output P <sub>O</sub> (W)	V <sub>PLIMIT</sub> (V) @ THD+N=10%
	3	1.744
PVCC=12V	5	1.564
RL=8 $\Omega$	8	1.371
	9	1.319

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Nov. 2022
Revision: 0.2 14/25

Table 4.3 PLIMIT Typical Operation Ⅲ

Test Conditions	Output P <sub>O</sub> (W)	V <sub>PLIMIT</sub> (V) @ THD+N=10%
	10	1.973
PVCC=24V	15	1.869
$RL=4\Omega$	20	1.785
	30	1.651

Table 4.4 PLIMIT Typical Operation IV

Test Conditions	Output P <sub>O</sub> (W)	V <sub>PLIMIT</sub> (V) @ THD+N=10%
	5	1.8
PVCC=12V	8	1.646
$RL$ =4 $\Omega$	10	1.564
	15	1.4

## PBTL (Mono) function

AD52095 provides the application of parallel BTL operation with two outputs of each channel connected directly. If the PBTL pin is tied high, the positive and negative outputs of left and right channel are synchronized and in phase. Apply the input signal to the RIGHT channel input in PBTL mode and let the LEFT channel input grounded, and place the speaker between the LEFT and RIGHT outputs. The output swing is doubled of that in normal mode. See the application circuit example for PBTL (Mono) mode operation. For normal BTL (Stereo) operation, connect the PBTL pin to ground.


Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Nov. 2022 Revision: 0.2 15/25



# • Power On/Off sequence

Hereunder is AD52095's power on/off sequence.



Symbol	Min. (ms)	Typ. (ms)	Max. (ms)
t1	0	-	1
t2	0.1	-	-
t3	0.2	_	_
	(Don't care for PBTL=0 in stereo operating)	-	-
t4	0.1	-	-
t5	0	-	-


Publication Date: Nov. 2022 Revision: 0.2 16/25




## **Application information**

## • Input capacitors (C<sub>in</sub>)

The performance at low frequency (bass) is affected by the corner frequency ( $f_c$ ) of the high-pass filter composed of input resistor ( $R_{in}$ ) and input capacitor ( $C_{in}$ ), determined in equation (2). Typically, a  $0.1\mu F$  or  $1\mu F$  ceramic capacitor is suggested for  $C_{in}$ . The resistance of input resistors is different at different gain setting. The respective gain and input resistance are listed in Table 1 (shown at GAIN SETTING). However, there is 20% variation in input resistance from production variation.





#### • Ferrite Bead selection

If the traces from the AD52095 to speaker are short, the ferrite bead filters can reduce the high frequency emissions to meet FCC requirements. A ferrite bead that has very low impedance at low frequency and high impedance at high frequency (above 1MHz) is recommended. The impedance of the ferrite bead can be used along with a small capacitor with a value around 1000pF to reduce the frequency spectrum of the signal to an acceptable level.




Figure 2. Typical Ferrite Bead Filter

Publication Date: Nov. 2022 Revision: 0.2 17/25



## Output LC Filter

If the traces from the AD52095 to speaker are not short, it is recommended to add the output LC filter to eliminate the high frequency emissions. Figure 3 shows the typical output filter for  $8\Omega$  speaker with a cut-off frequency of 61 kHz and Figure 4 shows the typical output filter for  $4\Omega$  speaker with a cut-off frequency of 34 kHz.




Figure 3. Typical LC Output Filter for  $8\Omega$  Speaker




Figure 4. Typical LC Output Filter for  $4\Omega$  Speaker




Figure 5. Typical LC Output Filter for  $2\Omega$  Speaker

Publication Date: Nov. 2022 Revision: 0.2 18/25



#### Power supply decoupling capacitor (Cs)

Because of the power loss on the trace between the device and decoupling capacitor, the decoupling capacitor should be placed close to PVCC and PGND to reduce any parasitic resistor or inductor. A low ESR ceramic capacitor, typically 1000pF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, place a capacitor typically  $0.1\mu F$  or  $1\mu F$  as close as possible to the device PVCC leads works best. For low frequency noise filtering, a  $100\mu F$  or greater capacitor (tantalum or electrolytic type) is suggested.





Figure 6. Recommended Power Supply Decoupling Capacitors.

Publication Date: Nov. 2022 Revision: 0.2 19/25



#### Heat-sink used on ESMT EVB

The heat-sink (part number H-T12C050024139AXX00, GenYe Electronics Co.,Ltd) used on the EVB is an 13.9x24.7x50mm extruded\black anodized aluminum heat-sink with three fins (see drawing below). It's sufficient with continuous output power delivery. The crest factor of music will lower the requirement for the heat-sink size and smaller types can be used.




Publication Date: Nov. 2022 Revision: 0.2 **20/25** 



## **Application Circuit Example**

• Application circuit for BTL (Stereo) mode configuration and Single-Ended Input



Note 2: These resistances must be connected to ground, resistance=1Kohm.

Note 3: The under-voltage threshold for AVCC could be adjusted by  $R_{AVCC}$ , the formula will be followed  $R_{AVCC} \leq \frac{PVCC-4}{30} \left( k\Omega \right) \ \, \text{to adjust it.}$ 


Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Nov. 2022 Revision: 0.2 21/25



## **Application Circuit Example**

• Application circuit for parallel BTL (Mono) mode configuration and Single-Ended Input



Note 4: These resistances must be connected to ground, resistance=1Kohm.

Note 5: The under-voltage threshold for AVCC could be adjusted by  $R_{AVCC}$ , the formula will be followed  $R_{AVCC} \leq \frac{PVCC-4}{30} (k\Omega) \text{ to adjust it.}$ 


Note 6: Be noted that input should be applied on R-channel only for Mono application

Publication Date: Nov. 2022 Revision: 0.2 **22/25** 



# **Package Dimensions**

# • TSSOP 28L (173 mil) with E-PAD UP



Symbol	Dimension in mm	
Symbol	Min	Max
Α		1.20
A1	0.05	0.15
р	0.19	0.30
С	0.09	0.20
D	9.60	9.80
Е	4.30	4.50
E1	6.30	6.50
е	0.65 BSC	
Ĺ	0.45	0.75

Exposed pad

	Dimension in mm	
	Min	Max
D2	5.00	6.40
E2	2.50	2.90

Publication Date: Nov. 2022 Revision: 0.2 23/25



# **Revision History**

Revision	Date	Description
0.1	2022.05.17	Initial version.
0.2	2022.11.07	Modified features & description.  Modified AMR.  Modified marking information.  Modified electrical characteristics.  Modified typical characteristics.

Publication Date: Nov. 2022 Revision: 0.2 **24/25** 



## **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Nov. 2022 Revision: 0.2 **25/25**