

# 2x20W Stereo Class-D Audio Amplifier with Power Limit

#### **Features**

- Single supply voltage
   4.5V ~ 26V for loudspeaker driver
   Built-in LDO output 5V for others
- Loudspeaker power from 24V supply
   BTL Mode: 20W/CH into 8Ω @<1% THD+N</li>
   PBTL Mode: 40W/CH into 4Ω @<10% THD+N</li>
- Loudspeaker power from 12V supply BTL Mode: 10W/CH into 8Ω @10% THD+N
- 88% efficient Class-D operation eliminates need for heat sink
- Differential inputs
- Four selectable, fixed gain settings
- Internal oscillator
- Short-Circuit protection with auto recovery option
- Under-Voltage detection
- Over-Voltage protection
- Pop noise and click noise reduction
- Adjustable power limit function for speaker protection
- Output DC detection for speaker protection
- Filter-Free operation
- Over temperature protection with auto recovery

## **Applications**

- TV audio
- Boom-Box
- Powered speaker
- Monitors
- Consumer Audio Equipment


#### **Description**

The AD52068B is a high efficiency stereo class-D audio amplifier with adjustable power limit function. The loudspeaker driver operates from 4.5V~26V supply voltage and analog circuit operates at 5V supply voltage. It can deliver 20W/CH output power into  $8\Omega$  loudspeaker within 1% THD+N at 24V supply voltage and without external heat sink when playing music.

AD52068B provides parallel BTL (Mono) application, and it can deliver 40W into  $4\Omega$  loudspeaker at 24V supply voltage. The adjustable power limit function allows user to set a voltage rail lower than half of 5V to limit the amount of current through the speaker.

Output DC detection prevents speaker damage from long-time current stress. The output short circuit and over temperature protection include auto-recovery feature.


## **Simplified Application Circuit**



Publication Date: Feb. 2023 Revision: 1.3 1/22



### **Pin Assignments**



## **Pin Description**

NAME	E-TSSOP -28L	ТҮР	DESCRIPTION
<u>an</u>	1		Shutdown signal for IC (low = disabled, high = operational). Voltage compliance
SD	1	'	to AVCC. This pin is with pull low 210kohm internally.
			Open drain output used to display short circuit or dc detect fault. Voltage
FAULT	2	0	compliant to AVCC. Short circuit faults can be set to auto-recovery by
FAULI	2		connecting FAULTB pin to $\overline{\mathrm{SD}}$ pin. Otherwise, both short circuit faults and dc
			detect faults must be reset by cycling AVCC.
LINP	3	I	Positive audio input for left channel. Biased at 1/2 of GVDD supply voltage.
LINN	4	I	Negative audio input for left channel. Biased at 1/2 of GVDD supply voltage.
GAIN0	5	I	Gain select least significant bit. Voltage compliance to AVCC.
GAIN1	6	I	Gain select most significant bit. Voltage compliance to AVCC.
AVCC	7	Р	Analog supply.
AGND	8	Р	Analog signal ground. Connect to the thermal pad.
GVDD	9	0	5V regulated output, also used as supply for PLIMIT function.
			Power limit level adjustment. Connect a resistor divider from GVDD to GND to
PLIMIT	10	I	set power limit. Give V <sub>PLIMIT</sub> 0.3~2.7V to set power limit level. Connect to GVDD
			(>3V) or GND (<0.26V) to disable power limit function.
RINN	11	I	Negative audio input for right channel. Biased at 1/2 of GVDD supply voltage.
RINP	12	I	Positive audio input for right channel. Biased at 1/2 of GVDD supply voltage.
NC	13	ı	Not connected

Publication Date: Feb. 2023

Revision: 1.3

2/22



PBTL	14	ı	Parallel BTL mode switch, high for parallel BTL output. Voltage compliance to AVCC.
PVCCR	15,16	Р	High-voltage power supply for right-channel. Right channel and left channel power supply inputs are connect internal.
BSPR	17	I	Bootstrap I/O for right channel, positive high side FET.
OUTPR	18	0	Class-D H-bridge positive output for right channel.
PGND	19	Р	Power ground for the H-bridges.
OUTNR	20	0	Class-D H-bridge negative output for right channel.
BSNR	21	I	Bootstrap I/O for right channel, negative high side FET.
BSNL	22	I	Bootstrap I/O for left channel, negative high side FET.
OUTNL	23	0	Class-D H-bridge negative output for left channel.
PGND	24	Р	Power ground for the H-bridges.
OUTPL	25	0	Class-D H-bridge positive output for left channel.
BSPL	26	I	Bootstrap I/O for left channel, positive high side FET.
PVCCL	27,28	Р	High-voltage power supply for right-channel. Right channel and left channel power supply inputs are connect internal.
Thermal Pad		Р	Must be soldered to PCB's ground plane for package power dissipation requirement.

#### **Ordering Information**

Product ID	Package	Packing	Comments
AD52068B-QG28NRR	E-TSSOP 28L	2500 Units / Reel 2500 Units / Small Box	Green

#### **Available Package**

Package Type	Device No.	θ <sub>JA</sub> (°C/W)	θ <sub>JT</sub> (°C/W)	Ψ <sub>JT</sub> (°C/W)	Exposed Thermal Pad
E-TSSOP 28L	AD52068B	28	27.1	1.33	Yes (Note 1)

- Note 1.1: The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is necessary.
- Note 1.2:  $\theta$  <sub>JA</sub> is simulated on a room temperature ( $T_A$ =25  $^{\circ}$ C), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The measurement is simulated using the JEDEC51-5 thermal measurement standard.
- Note 1.3:  $\theta$  <sub>JT</sub> represents the thermal resistance for the heat flow between the chip junction and the package's top surface. It's extracted from the simulation data with obtaining a cold plate on the package top.
- Note 1.4:  $\Psi_{JT}$  represents the thermal parameter for the heat flow between the chip junction and the package's top surface center. It's extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-5.

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Feb. 2023 Revision: 1.3 3/22




## **Marking Information**

#### AD52068B

Marking Information

Line 1: LOGO

Line 2 : Product No Line 3 : Tracking Code



### **Absolute Maximum Ratings**

Stresses beyond those listed under <u>absolute maximum ratings</u> may cause permanent damage to the device.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	PVCCL, PVCCR, AVCC	-0.3	30	V
Vı	Interface pin voltage	SD, GAIN0, GAIN1, PBTL, FAULT,	-0.3	30	V
• 1	interface pin voltage	PLIMIT	-0.3	5.5	V
T <sub>A</sub>	Operating free-air temperature	e range	-40	85	°C
T <sub>J</sub>	Operating junction temperatur	e range	-40	150	ပိ
T <sub>stg</sub>	Storage temperature range		-65	150	٥°
		BTL: PVCC > 13V	4.8		Ω
$R_L$	Minimum Load Resistance	BTL: PVCC ≤ 13V	3.2		Ω
		PBTL	3.2		Ω
ESD	Human Body Model			±2k	V
	Charged Device Model			±500	V

## **Recommended Operating Conditions**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
PVCC	Supply voltage	AVCC, PVCCL, PVCCR	4.5	26	V
$V_{IH}$	High-level input voltage	SD, GAIN0, GAIN1, PBTL	2		V
$V_{IL}$	Low-level input voltage	SD, GAIN0, GAIN1, PBTL		0.8	V
$V_{OL}$	Low-level output voltage	FAULT, R <sub>PULL-UP</sub> =100k, V <sub>CC</sub> =16V		0.8	٧
I <sub>IH</sub>	High-level input current	SD, GAIN0, GAIN1, PBTL, V <sub>i</sub> =2V, V <sub>CC</sub> =18V		50	uA
I <sub>IL</sub>	Low-level input current	SD, GAIN0, GAIN1, PBTL, V <sub>I</sub> =0.8V, V <sub>CC</sub> =18V		5	uA
T <sub>A</sub>	Operating free-air		-40	85	°C

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Feb. 2023 Revision: 1.3 4/22



## **General Electrical Characteristics**

● PVCC=24V, R<sub>L</sub>=8Ω, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CC	NDITION	MIN	TYP	MAX	UNIT
I <sub>CC(q)</sub>	Quiescent supply current	SD=2V, no PVCC=12	,		8	12	mA
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	SD=0.8V, PVCC=12			< 12	25	uA
P	Drain-source on-state resistance-High side NMOS	PVCC=12	V, Id=500mA,		200		mΩ
R <sub>DS(on)</sub>	Drain-source on-state resistance-Low side NMOS	T <sub>J</sub> =25 °C			200		mΩ
V <sub>os</sub>	Class-D output offset voltage (measured differential)	PVCC=12' Gain=36dE			1.5	15	mV
f <sub>osc</sub>	Oscillator frequency			250	310	370	kHz
t <sub>ON</sub>	Turn-on time	SD=2V			8		ms
t <sub>OFF</sub>	Turn-off time	SD=0.8V			3		us
GVDD	Regulator output	I <sub>GVDD</sub> =0.1n	nA	4.75	5	5.25	V
		GAIN1	GAIN0=0.8V	19	20	21	
G	Cain	=0.8V	GAIN0=2V	25	26	27	-ID
G	Gain	GAIN1	GAIN0=0.8V	31	32	33	dB
		=2V	GAIN0=2V	35	36	37	
	L(R) Channel				9		Α
	Over-Current Protection				9		
I <sub>SC</sub>	Mono Over-Current				17		А
	Protection				17		
T <sub>SENSOR</sub>	Thermal trip point				160		°C
SENSOR	Thermal hysteresis				25		°C

Publication Date: Feb. 2023 Revision: 1.3 **5/22** 



## **Electrical Characteristics and Specifications of Loudspeaker Driver**

PVCC=24V, R<sub>L</sub>=8Ω, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
Ь	Output nower	THD+N<0.03%, f=1kHz, PVCC=24V	20			W
Po	Output power	THD+N=10%, f=1kHz, PVCC=12V		10		VV
		PVCC=24V, $R_L=8\Omega$ , $f=1kHz$ , $P_O=10W$		0.02		
THD+N	Total harmonic distortion	(half-power)		0.02		%
THEFIN	plus noise	PVCC=12V, $R_L=8\Omega$ , f=1kHz, $P_O=5W$		<0.03		'0
		(half-power)				
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz,		105		dB
Ortic		Gain=20dB, a-weighted		100		u.b
$V_n$	Output integrated noise	F=20Hz ~ 20kHz, Gain=20dB, a-weighted		85		uV
٧n	output integrated holde	filter, R <sub>L</sub> =8Ω		00		av
$K_{SVR}$	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=20dB, inputs ac-grounded		-70		dB
Crosstalk	Crosstalk	F=1kHz, V <sub>O</sub> =1Vrms, Gain=20dB		-95		dB

## **Electrical Characteristics and Specifications of Loudspeaker Driver (PBTL, Mono)**

PVCC=24V, R<sub>L</sub>=4Ω, T<sub>A</sub>=25°C (unless otherwise noted)

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT
D	Output power	THD+N=0.1%, f=1kHz, 4Ω		40		W
Po	Output power	THD+N=10%, f=1kHz, 4Ω,PVCC=12V		20		VV
THD+N	Total harmonic distortion	$R_L=4\Omega$ , f=1kHz, $P_O=20W$ (half-power)		<0.05		%
	plus noise					
SNR	Signal to noise ratio	Maximum output at THD+N<1%, f=1kHz,		104		dB
J	orginal to molec ratio	Gain=20dB, a-weighted				<b></b>
$V_n$	Output integrated noise	F=20Hz ~ 20kHz, Gain=20dB, a-weighted		90		uV
v <sub>n</sub>	Output integrated hoise	filter, $R_L$ =8 $\Omega$		50		uv
$K_{SVR}$	Power Supply Rejection Ratio	V <sub>ripple</sub> =200mVpp at 1kHz, Gain=20dB, inputs ac-grounded		-65		dB

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Feb. 2023


Revision: 1.3

6/22




#### **Typical Characteristics**

● With passive LC low-pass filter (L=10uH, C=2.2uF), T<sub>A</sub>=25°C (unless otherwise noted)



Publication Date: Feb. 2023 Revision: 1.3 **7/22** 






Note: Dashed Line represent thermally limited regions.

Publication Date: Feb. 2023 Revision: 1.3 **8/22** 






Note: Dashed Line represent thermally limited regions.

Publication Date: Feb. 2023 Revision: 1.3 9/22



### **Functional Block Diagram**



Publication Date: Feb. 2023

Revision: 1.3

10/22



#### **Operation Descriptions**

#### Gain settings

The gain of the AD52068B is set by two input pins, GAIN0 and GAIN1. By varying input resistance in AD52068B, the various volume gains are achieved. The respective volume gain and input resistance are listed in Table 1. However, there is 20% variation in input resistance from production variation.

GAIN1	GAIN0	Volume Gain (dB)	Input Resistance, $R_{in}$ (k $\Omega$ )
0	0	20	60
0	1	26	30
1	0	32	15
1	1	36	9

Table 1. Volume gain and input impedance

## Shutdown (SD) control

Pulling  $\overline{s}\overline{D}$  pin low will let AD52068B operate in low-current state for power conservation. The AD52068B outputs will enter mute once  $\overline{s}\overline{D}$  pin is pulled low, and regulator will also disable to save power. If let  $\overline{s}\overline{D}$  pin floating, the chip will enter shutdown mode because of the internal pull low resistor. For the best power-off performance, place the chip in the shutdown mode in advance of removing the power supply.

#### DC detection

AD52068B has dc detection circuit to protect the speakers from DC current which might be occurred as input capacitor defect or inputs short on printed circuit board. The detection circuit detects first volume amplifier stage output, when both differential outputs' voltage become higher than a determined voltage or lower than a determined voltage for more than 400ms, the dc detect error will occur and report to  $\overline{\text{FAULT}}$  pin. At the same time, loudspeaker drivers of right/left channel will disable and enter Hi-Z. This fault can not be cleared by cycling  $\overline{\text{SD}}$ , it is necessary to cycle the PVCC supply.

The minimum differential input voltages required to trigger the DC detect function are shown in table2. The input voltage must keep above the voltage listed in the table for more than 400msec to trigger the DC detect fault. The equivalent class-D output duty of the DC detect threshold is listed in table3.

y Inc. Publication Date: Feb. 2023 Revision: 1.3 11/22

Elite Semiconductor Microelectronics Technology Inc.



AV (dB)	Vin (mV, differential)
20	250
26	125
32	63
36	35

Table 3. Output DC Detect Duty (for Either Channel)

•	,
PVCC (V)	Output Duty Exceeds
8	20.8%
12	20.8%
16	20.8%

#### Thermal protection

If the internal junction temperature is higher than 160°C, the outputs of loudspeaker drivers will be disabled and at low state. The temperature for AD52068B returning to normal operation is about 135°C. The variation of protected temperature is about 10%. Thermal protection faults are NOT reported on the FAULT pin.

#### **Short-circuit protection**

To protect loudspeaker drivers from over-current damage, AD52068B has built-in short-circuit protection circuit. When the wires connected to loudspeakers are shorted to each other or shorted to VSS or to PVCC, overload detectors may activate. Once one of right and left channel overload detectors are active, the amplifier outputs will enter a Hi-Z state and the protection latch is engaged. The short protection fault is reported on FAULT pin as a low state. The latch can be cleared by reset SD or power supply cycling.

The short circuit protection latch can have auto-recovery function by connect the FAULT pin directly to sp pin. The latch state will be released after 400msec, and the short protection latch will re-cycle if output overload is detected again.

#### Under-voltage detection

When the GVDD voltage is lower than 2.8V or the AVCC voltage is lower than 4V, loudspeaker drivers of right/left channel will be disabled and kept at low state. Otherwise, AD52068B return to normal operation.

Elite Semiconductor Microelectronics Technology Inc. Publication Date: Feb. 2023 Revision: 1.3 12/22



#### Over-voltage protection

When the AVCC voltage is higher than 29.5V, loudspeaker will be disabled kept at low state. The protection status will be released as AVCC lower than 29V.

#### Power limit function

■ The voltage at PLIMIT pin can used to limit the power of first gain control amplifier output. Add a resistor divider from GVDD to ground to set the voltage V<sub>PLIMIT</sub> at the PLIMIT pin. The voltage V<sub>PLIMIT</sub> sets a limit on the output peak-to-peak voltage. PLIMIT is adjustable from 0.3V~2.7V.

For normal BTL operation (Stereo) and PBTL (Mono) operation:

$$Po@1\%THD = \frac{\left(Vp \times \frac{R_L}{R_L + 2R_S}\right)^2}{2 \times R_L}$$

$$Po@10\% = 1.333 \times (Po@1\%THD)$$

#### Where:

 $R_S$  is the total series resistance including  $R_{DS(on)}$ , and any resistance in the output filter.  $R_L$  is the load resistance.

 $V_P$  is the peak amplitude of the output,  $V_P = 8.53 \text{ x } V_{PLIMIT}$ .

Connect PLIMIT pin to ground (<0.26V) or GVDD (>3V) to disable power limit function. The output variation during power limit feature enable may have +-20% variation due to process window.

Table 4. PLIMIT Typical Operation I

Test Conditions	Output P <sub>O</sub> (W)	V <sub>PLIMIT</sub> (V) @ THD+N=10%
PVCC=24V RL=8Ω	5	0.96
	8	1.21
	10	1.35
	12	1.48
	15	1.65

Elite Semiconductor Microelectronics Technology Inc. Publication Date: Feb. 2023

Revision: 1.3

13/22



Test Conditions	Output P <sub>O</sub> (W)	V <sub>PLIMIT</sub> (V) @ THD+N=10%
	3	0.74
PVCC=12V	5	0.96
$RL=8\Omega$	8	1.21
	9	1.28

## PBTL (Mono) function


AD52068B provides the application of parallel BTL operation with two outputs of each channel connected directly. If the PBTL pin is tied high, the positive and negative outputs of left and right channel are synchronized and in phase. Apply the input signal to the RIGHT channel input in PBTL mode and let the LEFT channel input grounded, and place the speaker between the LEFT and RIGHT outputs. The output swing is doubled of that in normal mode. See the application circuit example for PBTL (Mono) mode operation. For normal BTL (Stereo) operation, connect the PBTL pin to ground.

Publication Date: Feb. 2023 Revision: 1.3 14/22



## • Power On/Off sequence

Hereunder is AD52068B's power on/off sequence.



Symbol	Min. (ms)	Typ. (ms)	Max. (ms)
t1	t1 0		-
t2	0.1	-	-
t3	0.2	_	_
	(Don't care for PBTL=0 in stereo operating)	-	-
t4 0.1		•	-
t5	0	-	-


Publication Date: Feb. 2023 Revision: 1.3 15/22




#### **Application information**

#### Input capacitors (C<sub>in</sub>)

The performance at low frequency (bass) is affected by the corner frequency (f<sub>c</sub>) of the high-pass filter composed of input resistor (Rin) and input capacitor (Cin), determined in equation (2). Typically, a 0.1μF or 1μF ceramic capacitor is suggested for C<sub>in</sub>. The resistance of input resistors is different at different gain setting. The respective gain and input resistance are listed in Table 1 (shown at GAIN SETTING). However, there is 20% variation in input resistance from production variation.





#### Ferrite Bead selection

If the traces from the AD52068B to speaker are short, the ferrite bead filters can reduce the high frequency emissions to meet FCC requirements. A ferrite bead that has very low impedance at low frequency and high impedance at high frequency (above 1MHz) is recommended. The impedance of the ferrite bead can be used along with a small capacitor with a value around 1000pF to reduce the frequency spectrum of the signal to an acceptable level.




Figure 2. Typical Ferrite Bead Filter

#### Output LC Filter

If the traces from the AD52068B to speaker are not short, it is recommended to add the output LC filter to eliminate the high frequency emissions. Figure 3 shows the typical output filter for  $8\Omega$  speaker with a cut-off frequency of 33 kHz and Figure 4 shows the typical output filter for  $4\Omega$  speaker with a cut-off frequency of 33 kHz.

Elite Semiconductor Microelectronics Technology Inc.

Publication Date: Feb. 2023 Revision: 1.3 16/22






Figure 3. Typical LC Output Filter for  $8\Omega$  Speaker




Figure 4. Typical LC Output Filter for  $4\Omega$  Speaker

#### Power supply decoupling capacitor (Cs)

Because of the power loss on the trace between the device and decoupling capacitor, the decoupling capacitor should be placed close to PVCC and PGND to reduce any parasitic resistor or inductor. A low ESR ceramic capacitor, typically 1000pF, is suggested for high frequency noise rejection. For mid-frequency noise filtering, place a capacitor typically  $0.1\mu F$  or  $1\mu F$  as close as possible to the device PVCC leads works best. For low frequency noise filtering, a  $100\mu F$  or greater capacitor (tantalum or electrolytic type) is suggested.





Figure 5. Recommended Power Supply Decoupling Capacitors.

Publication Date: Feb. 2023 Revision: 1.3 17/22



#### **Application Circuit Example**

Application circuit for BTL (Stereo) mode configuration and Single-Ended Input



- Note 2: These resistances must be connected to ground, resistance=1Kohm.
- Note 3: The faster turn-on time 8ms is designed for AD52068B, the pop sound shall be take care with the input resistor (Rin) added into for input signal attenuation requirement. The longer shutdown release time is necessary if the input resistor (Rin) is adopted.
- Note 4: These capacitors should be change to 0.47uF, while the PVCC<=5V.
- Note 5: The under-voltage threshold for AVCC could be adjusted by RAVCC.
- Note 6: The R<sub>Shutdown</sub> shall be adjusted depend on "Shutdown Control" voltage, the formula will be

followed 
$$R_{Shutdown} \geq \frac{(V_{Shutdown} - 2V) \times 210k}{2V}$$
 (Q).


Publication Date: Feb. 2023

Revision: 1.3



#### **Application Circuit Example**

Application circuit for parallel BTL (Mono) mode configuration and Single-Ended Input



Note 7: These resistances must be connected to ground, resistance=1Kohm.

Note 8: The faster turn-on time 8ms is designed for AD52068B, the pop sound shall be take care with the input resistor (Rin) added into for input signal attenuation requirement. The longer shutdown release time is necessary if the input resistor (Rin) is adopted.

Note 9: The under-voltage threshold for AVCC could be adjusted by RAVCC.

Note 10: The R<sub>Shutdown</sub> shall be adjusted depend on "Shutdown Control" voltage, the formula will be

followed 
$$R_{Shutdown} \geq \frac{(V_{Shutdown} - 2V) \times 210k}{2V}$$
 ( $\Omega$ ).


Note 11: Be noted that input should be applied on R-channel only for Mono application.

Publication Date: Feb. 2023 Revision: 1.3 19/22



## **Package Dimensions**

# TSSOP-28 (173 mil)



Symbol	Dimension in mm	
Symbol	Min	Max
Α	-	1.20
A1	0.05	0.15
р	b 0.19	
С	0.09	0.20
D	9.60	9.80
Е	4.30	4.50
E1	6.30	6.50
е	0.65 BSC	
L	0.45	0.75

Exposed	$\sim \sim \sim$
$EX \cap C \cap C \cap C$	[ )( )( )

		Dimension in mm	
Min		Max	
D2 5.00		6.40	
	E2	2.50	2.90

Publication Date: Feb. 2023 Revision: 1.3 20/22



## **Revision History**

Revision	Date	Description
0.1	2022.06.07	Initial version.
0.2	2022.07.28	Update Typical Characteristics.
0.2	2022.07.26	Update power limit function.
4.0	2022.09.30	1.Remove preliminary and version to 1.0
1.0	2022.09.30	2.Modify POD
1.1	2022.10.18	Modify application circuit.
1.2	2022.11.07	Modified pin description.
1.3	2023.02.16	Application circuit update for Rin require description added
		into.

Publication Date: Feb. 2023 Revision: 1.3 21/22



## **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Feb. 2023 Revision: 1.3 22/22